

PIC18F1230/1330 Data Sheet Errata

Clarifications/Corrections to the Data Sheet:

In the Device Data Sheet (DS39758C), the following clarifications and corrections should be noted. Any silicon issues related to the PIC18F1230/1330 will be reported in a separate silicon errata. Please check the Microchip web site for any existing issues.

1. Module: Oscillator Configurations – PLL

The second paragraph of **Section 2.6.4 “PLL in INTOSC Modes”**, is modified by the addition of new text shown in bold.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLEN (OSCTUNE<6>), is used to enable or disable its operation. **If PLL is enabled and a Two-Speed Start-up from wake is performed, execution is delayed until the PLL starts.**

2. Module: Flash Program Memory


In **Section 6.2.4 “Table Pointer Boundaries”**, the third paragraph and Figure 6-3 are modified:

- The paragraph is modified by the removal of the first sentence and the addition of new text shown in bold.

When the timed write to program memory begins (via the WR bit), the 19 MSBs of the TBLPTR (TBLPTR<21:3>) determine which program memory block of 8 bytes is written to. **The Table Pointer register’s three LSBs (TBLPTR<2:0>) are ignored.** For more detail, see **Section 6.5 “Writing to Flash Program Memory”**.

- Figure 6-3 is modified as shown.

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION



PIC18F1230/1330

3. Module: Enhanced Universal Synchronous Receiver Transmitter (EUSART)

The BAUDCON register is changed to add one bit and rename another:

- Added bit – Bit 5, previously unimplemented, is now RXDTP
- Renamed bit – Bit 4, previously SCKP, is now TXCKP

The TXCKP and RXDTP bits allow the Asynchronous mode TX and RX signals to be inverted (polarity reversed). RXDTP has no effect on the Synchronous mode DT signal.

The register table and new bit descriptions appear as shown.

REGISTER 14-3: BAUDCON: BAUD RATE CONTROL REGISTER

R/W-0	R-1	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	RXDTP	TXCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 5 **RXDTP:** Received Data Polarity Select bit

Asynchronous mode:

1 = RX data is inverted

0 = RX data is *not* inverted

Synchronous mode:

Unused in this mode

bit 4 **TXCKP:** Clock and Data Polarity Select bit

Asynchronous mode:

1 = TX data is inverted

0 = TX data is *not* inverted

Synchronous mode:

1 = CK clocks are inverted

0 = CK clocks are *not* inverted

4. Module: 10-Bit Analog-to-Digital Converter (A/D)

Register 15-2 is modified as shown to:

- Change the bit designations of ADCON<2:0> (PCFG2, PCFG1 and PCFG0) to R/W-0, to match PCFG3 (ADCON<3>)
- Remove the notes for ADCON<3:0>

The new text appears in bold.

REGISTER 15-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	—	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7								bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

- bit 7-5 **Unimplemented:** Read as '0'
- bit 4 **VCFG0:** Voltage Reference Configuration bit (VREF+ source)
 1 = Positive reference for the A/D is VREF+
 0 = Positive reference for the A/D is AVDD
- bit 3 **PCFG3:** A/D Port Configuration bit for RA6/AN3
 0 = Port is configured as AN3
 1 = Port is configured as RA6
- bit 2 **PCFG2:** A/D Port Configuration bit for RA4/AN2
 0 = Port is configured as AN2
 1 = Port is configured as RA4
- bit 1 **PCFG1:** A/D Port Configuration bit for RA1/AN1
 0 = Port is configured as AN1
 1 = Port is configured as RA1
- bit 0 **PCFG0:** A/D Port Configuration bit for RA0/AN0
 0 = Port is configured as AN0
 1 = Port is configured as RA0

5. Module: Comparator

In **Section 16.6 “Comparator Interrupts”**, the procedure for clearing the interrupt in the Interrupt Service Routine is modified with the new text shown in bold.

- End the mismatch condition by doing either of the following:
 - Reading or writing to CMCON
 - **Returning the input to its original state**
- Clear flag bit CMPXIF

6. Module: Comparator Voltage Reference

Section 17.1 “Configuring the Comparator Voltage Reference” is changed to:

- Add new text and a table (Table 17-1) about the voltage reference being able to select the unscaled VREF+ for comparator input
- Modify Register 17-1 (CVRCON) with a new description of bit 4 (CVRSS)
- Revise Figure 17-1

The textual changes break the last sentence of the first paragraph of **Section 17.1 “Configuring the Comparator Voltage Reference”** into a second paragraph and adds content. The incorporation of the three bulleted changes are shown, with new or altered text indicated by bold face.

PIC18F1230/1330

The equations used to calculate the output of the comparator voltage reference are as follows:

If CVRR = 1:

$$CVREF = ((CVR3:CVR0)/24) \times CVRSRC$$

If CVRR = 0:

$$CVREF = (CVRSRC \times 1/4) + (((CVR3:CVR0)/32) \times CVRSRC)$$

The comparator reference supply voltage can come from either AVDD or AVSS, or the external VREF+ that is multiplexed with RA4 and AVSS. The voltage source is selected by the CVRSS bit (CVRCON<4>).

Additionally, the voltage reference can select the unscaled VREF+ input for use by the comparators, bypassing the CVREF module. (See Table 17-1 and Figure 17-1.)

TABLE 17-1: VOLTAGE REFERENCE OUTPUT

CVREN	CVRSS	CVREF	Comparator Input
0	0	Disabled	No reference
0	1	Disabled	From VREF (CVREF bypassed)
1	0	Enabled	From CVREF
1	1	Enabled	From CVREF

REGISTER 17-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	—	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 7 **CVREN:** Comparator Voltage Reference Enable bit

1 = CVREF circuit powered on

0 = CVREF circuit powered down

bit 6 **Unimplemented:** Read as '0'

bit 5 **CVRR:** Comparator VREF Range Selection bit

1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range)

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range)

bit 4 **CVRSS:** Comparator VREF Source Selection bit

When CVRR = 1:

1 = Comparator reference source, CVRSRC = (VREF+) – (AVSS)

0 = Comparator reference source, CVRSRC = AVDD – AVSS

When CVRR = 0:

1 = VREF+ input used directly, comparator voltage reference bypassed

0 = No reference is provided

bit 3-0 **CVR3:CVR0:** Comparator VREF Value Selection bits ($0 \leq (CVR3:CVR0) \leq 15$)


When CVRR = 1:

$$CVREF = ((CVR3:CVR0)/24) \bullet (CVRSRC)$$

When CVRR = 0:

$$CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) \bullet (CVRSRC)$$

FIGURE 17-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



PIC18F1230/1330

7. Module: Special Features of the CPU

The bit descriptions for Register 19-6, Register 19-13 and Register 19-14 are changed as indicated by the bold and bold and underlined text.

REGISTER 19-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	R/P-0	R/P-0	U-0	U-0	U-0	R/P-1
<u>BKBUG</u>	XINST	BBSIZ1	BBSIZ0	—	—	—	STVREN
bit 7							bit 0

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

- bit 7 **BKBUG**: Background Debugger Enable bit
1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins
0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
- bit 6 **XINST**: Extended Instruction Set Enable bit
1 = Instruction set extension and Indexed Addressing mode enabled
0 = Instruction set extension and Indexed Addressing mode disabled
- bit 5-4 **BBSIZ<1:0>**: Boot Block Size Select bits
For PIC18F1330 device:
11 = 1 kW Boot Block size
10 = 1 kW Boot Block size
01 = 512W Boot Block size
00 = 256W Boot Block size
For PIC18F1230 device:
11 = 512W Boot Block size
10 = 512W Boot Block size
01 = 512W Boot Block size
00 = 256W Boot Block size
- bit 3 **Unimplemented: Maintain as '0'**
- bit 2-1 **Unimplemented: Read as '0'**
- bit 0 **STVREN**: Stack Overflow/Underflow Reset Enable bit
1 = Reset on stack overflow/underflow enabled
0 = Reset on stack overflow/underflow disabled

REGISTER 19-13: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F1230/1330 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'
 -n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-5 **DEV2:DEV0:** Device ID bits

000 =PIC18F1230

001 =PIC18F1330

bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision.

REGISTER 19-14: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F1230/1330 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'
 -n = Value when device is unprogrammed u = Unchanged from programmed state

bit 7-0 **DEV10:DEV3:** Device ID bits⁽¹⁾

0001 1110 = **PIC18F1230/1330 devices**

These bits are used with the DEV2:DEV0 bits in the DEVID1 register to identify part number.

Note 1: The values for DEV10:DEV3 may be shared with other devices. A device can be identified by using the entire, DEV10:DEV0 bit sequence.

PIC18F1230/1330

8. Module: Electrical Characteristics

In Table 22-1, the values for the D122 and D133A parameters are changed as indicated by bold text.

TABLE 22-1: MEMORY PROGRAMMING REQUIREMENTS

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial				
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
Data EEPROM Memory							
D120	Ed	Byte Endurance	100K	1M	—	E/W	-40°C to +85°C Using EECON to read/write V _{MIN} = Minimum operating voltage
D121	VDRW	VDD for Read/Write	V _{MIN}	—	5.5	V	
D122	TDEW	Erase/Write Cycle Time	3.59	4.10	4.86	ms	Provided no other specifications are violated -40°C to +85°C
D123	TRETD	Characteristic Retention	40	—	—	Year	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	
D125	IDDP	Supply Current during Programming	—	10	—	mA	
Program Flash Memory							
D130	EP	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C V _{MIN} = Minimum operating voltage
D131	VPR	VDD for Read	V _{MIN}	—	5.5	V	
D132B	VPEW	VDD for Self-Timed Write	V _{MIN}	—	5.5	V	V _{MIN} = Minimum operating voltage
D133A	TIW	Self-Timed Write Cycle Time	1.79	2.05	2.43	ms	Provided no other specifications are violated
D134	TRETD	Characteristic Retention	40	100	—	Year	
D135	IDDP	Supply Current during Programming	—	10	—	mA	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 7.8 for a more detailed discussion on data EEPROM endurance.

REVISION HISTORY

Rev A Document (12/2007)

Initial release of this data sheet errata. Includes Data Sheet Clarifications 1 (Oscillator Configurations – PLL), 2 (Flash Program Memory), 3 (EUSART), 4 (A/D), 5 (Comparator), 6 (Comparator Voltage Reference), 7 (Special Features of the CPU) and 8 (Electrical Characteristics).

Rev B Document (9/2008)

Changes to Data Sheet Clarification 7 (Special Features of the CPU).

PIC18F1230/1330

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC³² logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
== ISO/TS 16949:2002 ==

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
<http://support.microchip.com>
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459

Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820