
MPC8260 PowerQUICC™ II Processor Family

The PowerQUICC™ II family of integrated communications processors delivers excellent integration of processing power for networking and communications peripherals, providing customers with an innovative, total system solution for building high-end communications systems. Freescale's PowerQUICC II processor family, built on the Power Architecture™ technology, offers high performance in all areas of device operation, including exceptional flexibility, extensive capabilities and a high level of integration.

Freescale's MPC8260 PowerQUICC II processor integrates two processing blocks: a high-performance embedded G2 core and a Communications Processor Module (CPM). The CPM is designed to support up to three fast serial communications controllers (FCCs), two multi-channel controllers (MCCs), four serial communications controllers (SCCs), two serial management controllers (SMCs), one serial peripheral interface (SPI) and one I²C interface. The combination of the G2 core and the CPM, along with the versatility and performance of the PowerQUICC II processor family, provides customers with enormous potential in developing networking and communications products while significantly reducing time to market development stages.



Product Highlights

- 300 MHz high-speed embedded G2 core
- Powerful memory controller and system functions
- Enhanced 32-bit RISC CPM
- Up to three multi-port 10/100 Mbps Ethernet MACs
- Up to two UTOPIA ports supporting 155 Mbps ATM
- Up to 256 HDLC channels (each channel 64 kbps, full duplex)
- Up to four 10 Mbps Ethernet MACs
- Transmission convergence sub-layer and inverse multiplexing for ATM capabilities
- Integrated PCI interface
- Strong third-party tools support from Freescale's Design Alliance members

Typical Applications

- Remote access concentrators
- Regional office routers
- Cellular infrastructure equipment
- · Telecom switching equipment
- · Ethernet switches
- T1/E1-to-T3/E3 bridges
- LAN-to-WAN bridges/routers
- xDSL systems







 $_{l}A_{l}$





Q=333

H=166



8250	8255	8260	8264	8265	8266
4	4	4	4	4	4
3	2	3	3	3	3
16	16	16	16	16	16
16	16	16	16	16	16
Up to 3	Up to 2	Up to 3	Up to 3	Up to 3	Up to 3
_	2	2	2	2	2
Up to 128	Up to 128	Up to 256	Up to 256	Up to 256	Up to 256
Yes	_	_	_	Yes	Yes
_	_	_	Yes	_	Yes
32K	32K	32K*	32K	32K	32K
	4 3 16 16 Up to 3 - Up to 128 Yes	4 4 3 2 16 16 16 16 16 16 Up to 3 Up to 2 - 2 Up to 128 Up to 128 Yes	4 4 4 4 3 2 3 16 16 16 16 16 16 16 Up to 3 Up to 2 Up to 3 - 2 2 Up to 128 Up to 128 Up to 256 Yes	4 4 4 4 3 2 3 3 16 16 16 16 16 16 16 16 Up to 3 Up to 2 Up to 3 Up to 3 - 2 2 2 Up to 128 Up to 128 Up to 256 Up to 256 Yes - - - - - - Yes	4 4 4 4 4 4 3 2 3 3 3 16 16 16 16 16 16 16 16 16 16 Up to 3 Up to 2 Up to 3 Up to 3 Up to 3 - 2 2 2 2 Up to 128 Up to 256 Up to 256 Up to 256 Yes - - Yes - - - Yes

^{*8260}A, 8255A

Technical Specifications

- Embedded G2 core available up to 300 MHz
 - 570 MIPS at 300 MHz (Dhrystone 2.1)
 - · High-performance, superscalar microprocessor
 - o Disable-CPU mode
 - Support for the Freescale external L2 cache chip (MPC2605)
 - o Improved low-power core
 - o 16 KB data and 16 KB instruction cache
 - Memory management unit (MMU)
 - Floating point unit
 - o Common on-chip processor (COP)
- System interface unit (SIU)
 - o Memory controller, including two dedicated SDRAM machines

- o PCI up to 66 MHz (8250, 8265, 8266 versions)
- Hardware bus monitor and software watchdog timer
- ∘ IEEE® 1149.1 JTAG test access port
- High-performance CPM
 - o G2 core and CPM may run at different frequencies
 - o Parallel I/O registers
 - o On-board 32 KB of dual-port RAM
 - · Two MCCs, each supporting 128 full-duplex, 64 kbps, HDLC lines
 - Virtual DMA functionality
- Three FCCs supporting:
 - o Up to 155 Mbps ATM SAR, maximum of two (AAL0, AAL1, AAL2, AAL5)
 - 10/100 Mbps Ethernet, up to three (IEEE 802.3X with flow control)

- 45 Mbps HDLC/transparent (up to three)
- Two UTOPIA Level II master/slave ports with multi-PHY support
- Three MII interfaces
- o Eight TDM interfaces (T1/E1), two TDM ports that can be interfaced with T3/E3
- Transmission convergence layer capabilities
- o Inverse multiplexing for ATM (IMA) functionality
- Two-bus architecture: one 64-bit 60x bus and one 32-bit PCI or local bus
 - Integrated PCI interface
- 1.8V or 2.0V internal and 2.5V I/O
- 480 TBGA package (37.5 x 37.5 mm)
- 516 PBGA package (27 x 27 mm) (8250 only)

Learn More:

For current information about Freescale products and documentation, please visit www.freescale.com.



