

Infineon[®] LITIX[™] Power Flex

H-Bridge DC/DC Controller with SPI Interface

H-Bridge DC/DC Controller for High Power LED Lighting

TLD5541-1QV

Data Sheet

Rev. 1.0, 2016-05-20

Table of Contents

1	Overview	4
2	Block Diagram	6
3	Pin Configuration	7
3.1	Pin Assignment	7
3.2	Pin Definitions and Functions	8
4	General Product Characteristics	11
4.1	Absolute Maximum Ratings	11
4.2	Functional Range	13
4.3	Thermal Resistance	13
5	Power Supply	15
5.1	Different Power States	17
5.2	Different Possibilities to RESET the device	18
5.3	Electrical Characteristics	19
6	Regulator Description	21
6.1	Regulator Diagram Description	21
6.2	Adjustable Soft Start Ramp	23
6.3	Switching Frequency setup	23
6.4	Operation of 4 switches H-Bridge architecture	23
6.4.1	Boost mode ($V_{IN} < V_{OUT}$)	24
6.4.2	Buck mode ($V_{IN} > V_{OUT}$)	25
6.4.3	Buck-Boost mode ($V_{IN} \sim V_{OUT}$)	26
6.5	Fast Output Discharge Operation Mode - Multi Floating Switches Topology	27
6.6	Flexible current sense	31
6.7	Programming Output Voltage (Constant Voltage Regulation)	32
6.8	Electrical Characteristics	33
7	Digital Dimming Function	36
7.1	Description	36
7.2	Electrical Characteristics	38
8	Analog Dimming	39
8.1	Description	39
8.2	LED current calibration procedure	41
8.3	Electrical Characteristics	42
9	Linear Regulator	43
9.1	IVCC Description	43
9.2	Electrical Characteristics	44
10	Protection and Diagnostic Functions	45
10.1	Description	45
10.2	Overvoltage, Open Load, Short circuit protection	46
10.2.1	Short Circuit protection	46
10.2.2	Overvoltage Protection	48
10.2.3	Open Load Protection	48
10.3	Input voltage monitoring, protection and power derating	49
10.4	Input current Monitoring	50
10.5	Output current Monitoring	50
10.6	Device Temperature Monitoring	52


10.7	Electrical Characteristics	53
11	Infineon FLAT SPECTRUM Featureset	55
11.1	Description	55
11.2	Synchronization Function	55
11.3	Spread Spectrum	56
11.4	EMC optimized schematic	57
11.5	Electrical Characteristics	58
12	Serial Peripheral Interface (SPI)	59
12.1	SPI Signal Description	59
12.2	Daisy Chain Capability	60
12.3	Timing Diagrams	62
12.4	Electrical Characteristics	63
12.5	SPI Protocol	65
12.6	SPI Registers Overview	67
12.6.1	Standard Diagnosis	67
12.6.2	Register structure	70
13	Application Information	74
13.1	Further Application Information	77
14	Package Outlines	80
15	Revision History	81



1 Overview

Features

- MOSFET H-Bridge with Single Inductor DC/DC Controller for HIGH POWER BUCK-BOOST LED control
- Constant Current and Constant Voltage Regulation
- Wide VIN Range (Device 4.5V to 40V, Power Stage 4.5V to 55V)
- Wide LED forward voltage Range (2V up to 55V)
- Maximum Efficiency in every condition (up to 96%)
- Limp Home Function (Fail Safe Mode)
- Flexible current sense (Highside or Lowside)
- LED current accuracy $\pm 3\%$ at $T_j=25^\circ$ and 4% over the whole automotive temperature range
- 16bit SPI for diagnostics and control, providing daisy chain capability
- EMC optimized device: Features an auto Spread Spectrum concept to ensure best in class EMC performance
- Provides output current accuracy calibration for improved system accuracy
- Provides improved dynamic behavior (load jump behavior) and adjustable Short to GND threshold
- LED and Input current sense with dedicated monitor Outputs
- Smart power protection features for device and load (open load, short of Load, Overtemperature)
- Switching Frequency Range from 200 kHz to 700 kHz
- Capability to supply Gate Drivers via external Voltage Regulator
- Adjustable Soft Start
- Enhanced Dimming features to adjust average LED current and PWM dimming
- Available in a small thermally enhanced PG-VQFN-48-31 package
- Automotive AEC Qualified



PG-VQFN-48-31

Description

The TLD5541-1QV is a synchronous MOSFET H-Bridge DC/DC controller with built in protection features and SPI interface. This concept is beneficial for driving high power LEDs with maximum system efficiency and minimum number of external components. The TLD5541-1QV offers both analog and digital (PWM) dimming. The switching frequency is adjustable in the range of 200 kHz to 700 kHz. It can be synchronized to an external clock source. A built in programmable Spread Spectrum switching frequency modulation and the forced continuous current regulation mode improve the overall EMC behavior. Furthermore the current mode regulation scheme provides a stable regulation loop maintained by small external compensation components. The adjustable soft start feature limits the current peak as well as voltage overshoot at start-up. The TLD5541-1QV is suitable for use in the harsh automotive environment.

Type	Package	Marking
TLD5541-1QV	PG-VQFN-48-31	TLD55411QV

Table 1 Product Summary

Power Stage input voltage range	V_{POW}	4.5 V ... 55 V
Device Input supply voltage range	V_{VIN}	4.5 V ... 40 V
Maximum output voltage (depending by the application conditions)	$V_{OUT(max)}$	55 V as LED Driver Boost Mode 50 V as LED Driver Buck Mode 50 V as Voltage regulator
Switching Frequency range,	f_{SW}	200 kHz... 700 kHz
Typical NMOS driver on-state resistance at $T_j = 25^\circ\text{C}$ (Gate Pull Up)	$R_{DS(ON_PU)}$	2.3 Ω
Typical NMOS driver on-state resistance at $T_j = 25^\circ\text{C}$ (Gate Pull Down)	$R_{DS(ON_PD)}$	1.2 Ω
SPI clock frequency	$f_{SCLK(MAX)}$	5 MHz

Protective Functions

- Over load protection of external MOSFETs
- Shorted load, open load, output overvoltage protection
- Input overvoltage and undervoltage protection
- Thermal shutdown of device with autorestart behavior
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Latched diagnostic information via SPI
- Open load detection in ON-state
- Device Overtemperature shutdown and Temperature Prewarning
- Smart monitoring and advanced functions provide I_{LED} and I_{IN} information

Limp Home Function

- Limp Home activation via LHI pin

Applications

- Especially designed for driving high power LEDs in automotive applications
- Automotive Exterior Lighting: full LED headlamp assemblies (Low Beam, High Beam, Matrix Beam, Pixel Light)
- General purpose current/voltage controlled DC/DC LED driver

2 Block Diagram




Figure 1 Block Diagram - TLD5541-1QV

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration - TLD5541-1QV

3.2 Pin Definitions and Functions

Pin	Symbol	I/O ¹⁾		Function
Power Supply				
1, 12, 15, 21, 32, 33, 45, 48	n.c.	-		Not connected, tie to AGND on the Layout;
44	VIN	-		Power Supply Voltage; Supply for internal biasing.
31	VDD	-		Digital GPIO Supply Voltage; Connect to reverse voltage protected 5V or 3.3V supply.
47	IVCC_EXT	I	PD	External LDO input; Input to alternatively supply internal Gate Drivers via an external LDO. Connect to IVCC pin to use internal LDO to supply gate drivers. Must not be left open.
5, 8	PGND1, 2	-		Power Ground; Ground for power potential. Connect externally close to the chip.
26	VSS	-		Digital GPIO Ground; Ground for GPIO pins
40	AGND	-		Analog Ground; Ground Reference
-	EP	-		Exposed Pad; Connect to external heatspreading Cu area (e.g. inner GND layer of multilayer PCB with thermal vias).
Gate Driver Stages				
2	HSGD1	O		Highside Gate Driver Output 1; Drives the top n-channel MOSFET with a voltage equal to V_{IVCC_EXT} superimposed on the switch node voltage SWN1. Connect to gate of external switching MOSFET.
11	HSGD2	O		Highside Gate Driver Output 2; Drives the top n-channel MOSFET with a voltage equal to V_{IVCC_EXT} superimposed on the switch node voltage SWN2. Connect to gate of external switching MOSFET.
6	LSGD1	O		Lowside Gate Driver Output 1; Drives the lowside n-channel MOSFET between GND and V_{IVCC_EXT} Connect to gate of external switching MOSFET.
7	LSGD2	O		Lowside Gate Driver Output 2; Drives the lowside n-channel MOSFET between GND and V_{IVCC_EXT} Connect to gate of external switching MOSFET.
4	SWN1	IO		Switch Node 1; SWN1 pin swings from a diode voltage drop below ground up to V_{IN}
9	SWN2	IO		Switch Node 2; SWN2 pin swings from ground up to a diode voltage drop above V_{OUT}

Pin	Symbol	I/O ¹⁾	Function
46	IVCC	O	Internal LDO output; Used for internal biasing and gate driver supply. Bypass with external capacitor close to the pin. Pin must not be left open.
Inputs and Outputs			
37	LHI	I PD	Limp Home Input Pin; Used to enter in Limp Home state during Fail Safe condition.
23	TEST1	-	Test Pin; Used for Infineon end of line test, connect to GND in application
25	TEST2	-	Test Pin; Used for Infineon end of line test, connect to GND in application
41	EN/INUVLO	I PD	Enable/Input Under Voltage Lock Out; Used to put the device in a low current consumption mode, with additional capability to fix an undervoltage threshold via external components. Pin must not be left open.
35	FREQ	I	Frequency Select Input; Connect external resistor to GND to set frequency.
34	SYNC	I PD	Synchronization Input; Apply external clock signal for synchronization
24	PWMI	I PD	Control Input; Digital input 5V or 3.3V.
13	FBH	I	Output current Feedback Positive; Non inverting Input (+)
14	FBL	I	Output current Feedback Negative; Inverting Input (-)
3	BST1	IO	Bootstrap capacitor; Used for internal biasing and to drive the Highside Switch HSGD1. Bypass to SWN1 with external capacitor close to the pin. Pin must not be left open.
10	BST2	IO	Bootstrap capacitor; Used for internal biasing and to drive the Highside Switch HSGD2. Bypass to SWN2 with external capacitor close to the pin. Pin must not be left open.
17	SWCS	I	Current Sense Input; Inductor current measurement - Non Inverting Input (+)
18	SGND	I	Current Sense Ground; Inductor current sense - Inverting Input (-) Route as Differential net with SWCS on the Layout
42	IIN1	I	Input Current Monitor Positive; Non Inverting Input (+), connect to VIN if input current monitor is not needed
43	IIN2	I	Input Current Monitor Negative; Inverting Input (-), connect to VIN if input current monitor is not needed
19	COMP	O	Compensation Network Pin; Connect R and C network to pin for stability phase margin adjustment
38	SOFT_START	O	Softstart configuration Pin; Connect a capacitor C_{SOFT_START} to GND to fix a soft start ramp default time.

Pin Configuration

Pin	Symbol	I/O ¹⁾	Function
36	INOVLO	I	Input Overvoltage Protection Pin; Define an upper voltage threshold and switches OFF the device in case of overvoltages on the VIN supply. Must not be left open.
20	VFB	I	Voltage Loop Feedback Pin; VFB is intended to set output protection functions.
22	SET	I	Analog current sense adjustment Pin;
39	IINMON	O	Input current monitor output; Monitor pin that produces a voltage that is 20 times the voltage $V_{IN1-IN2}$. IINMON will be equal 1V when $V_{IIN1}-V_{IIN2}=50mV$
16	IOUTMON	O	Output current monitor output; Monitor pin that produces a voltage that is 200mV + 8 times the voltage $V_{FBH-FBL}$. IOUTMON will be equal 1.4V when $V_{FBH-FBL} = 150mV$.

SPI

30	SI	I	PD	Serial data in; Digital input 5V or 3.3V.
29	SCLK	I	PD	Serial clock; Digital input 5V or 3.3V.
28	CSN	I	PU	SPI chip select; Digital input 5V or 3.3V. Active LOW
27	SO	O		Serial data out; Digital output, referenced to V_{DD}

- 1) O: Output, I: Input,
PD: pull-down circuit integrated,
PU: pull-up circuit integrated

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 2 Absolute Maximum Ratings¹⁾
 $T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to AGND, (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Supply Voltages							
VIN Supply Input	V_{VIN}	-0.3	–	60	V	–	P_4.1.1
VDD Digital supply voltage	V_{VDD}	-0.3	–	6	V	–	P_4.1.2
IVCC Internal Linear Voltage Regulator Output voltage	V_{IVCC}	-0.3	–	6	V	–	P_4.1.3
IVCC_EXT External Linear Voltage Regulator Input voltage	V_{IVCC_EXT}	-0.3	–	6	V	–	P_4.1.4
Gate Driver Stages							
LSGD1,2 - PGND1,2 Lowside Gatedriver voltage	$V_{LSGD1,2-PGND}$	-0.3	–	5.5	V	–	P_4.1.54
HSGD1,2 - SWN1,2 Highside Gatedriver voltage	$V_{HSGD1,2-SWN1,2}$	-0.3	–	5.5	V	–	P_4.1.55
SWN1, SWN2 switching node voltage	$V_{SWN1, 2}$	-1	–	60	V	–	P_4.1.6
(BST1-SWN1), (BST2-SWN2) Bootstrap voltage	$V_{BSTx-SWNx}$	-0.3	–	6	V	–	P_4.1.7
BST1, BST2 Bootstrap voltage related to GND	$V_{BST1, 2}$	-0.3	–	65	V	–	P_4.1.8
SWCS Switch Current Sense Input voltage	V_{SWCS}	-0.3	–	0.3	V	–	P_4.1.9
SGND Switch Current Sense GND voltage	V_{SGND}	-0.3	–	0.3	V	–	P_4.1.10
SWCS-SGND Switch Current Sense differential voltage	$V_{SWCS-SGND}$	-0.5	–	0.5	V	–	P_4.1.11
PGND1,2 Power GND voltage	$V_{PGND1,2}$	-0.3	–	0.3	V	–	P_4.1.28
High voltage Pins							
IIN1, IIN2 Input Current monitor voltage	$V_{IIN1, 2}$	-0.3	–	60	V	–	P_4.1.12
IIN1-IIN2 Input Current monitor differential voltage	$V_{IIN1-IIN2}$	-0.5	–	0.5	V	–	P_4.1.13

Table 2 Absolute Maximum Ratings¹⁾ (cont'd)
 $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to AGND, (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
FBH, FBL Feedback Error Amplifier voltage	$V_{\text{FBH, FBL}}$	-0.3	–	60	V	–	P_4.1.14
FBH-FBL Feedback Error Amplifier differential voltage	$V_{\text{FBH-FBL}}$	-0.5	–	0.5	V	–	P_4.1.15
EN/INUVLO Device enable/input undervoltage lockout	$V_{\text{EN/INUVLO}}$	-0.3	–	60	V	–	P_4.1.16
Digital (I/O) Pins							
PWMI Digital Input voltage	V_{PWMI}	-0.3	–	5.5	V	–	P_4.1.17
CSN Voltage at Chip Select pin	V_{CSN}	-0.3	–	5.5	V	–	P_4.1.18
SCLK Voltage at Serial Clock pin	V_{SCLK}	-0.3	–	5.5	V	–	P_4.1.19
SI Voltage at Serial Input pin	V_{SI}	-0.3	–	5.5	V	–	P_4.1.20
SO Voltage at Serial Output pin	V_{SO}	-0.3	–	5.5	V	–	P_4.1.21
SYNC Synchronization Input voltage	V_{SYNC}	-0.3	–	5.5	V	–	P_4.1.22
LHI Limp Home Input Voltage	V_{LHI}	-0.3	–	5.5	V	–	P_4.1.58
Analog Pins							
VFB Loop Input voltage	V_{VFB}	-0.3	–	5.5	V	–	P_4.1.25
INOVLO Input overvoltage lockout	V_{INOVLO}	-0.3	–	5.5	V	–	P_4.1.26
SET Analog dimming Input voltage	V_{SET}	-0.3	–	5.5	V	–	P_4.1.29
COMP Compensation Input voltage	V_{COMP}	-0.3	–	3.6	V	–	P_4.1.30
SOFT_START Softstart Voltage	$V_{\text{SOFT_START}}$	-0.3	–	3.6	V	–	P_4.1.31
FREQ Voltage at frequency selection pin	V_{FREQ}	-0.3	–	3.6	V	–	P_4.1.32
IINMON Voltage at input monitor pin	V_{IINMON}	-0.3	–	3.6	V	–	P_4.1.33
IOUTMON Voltage at output monitor pin	V_{IOUTMON}	-0.3	–	5.5	V	–	P_4.1.34
Temperatures							
Junction Temperature	T_j	-40	–	150	°C	–	P_4.1.35

Table 2 Absolute Maximum Ratings¹⁾ (cont'd)
 $T_j = -40^\circ\text{C}$ to $+150^\circ\text{C}$; all voltages with respect to AGND, (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Storage Temperature	T_{stg}	-55	–	150	°C	–	P_4.1.36
ESD Susceptibility							
ESD Resistivity of all Pins	$V_{ESD,HBM}$	-2	–	2	kV	HBM ²⁾	P_4.1.37
ESD Resistivity to GND	$V_{ESD,CDM}$	-500	–	500	V	CDM ³⁾	P_4.1.38
ESD Resistivity of corner Pins to GND	V_{ESD,CDM_corner}	-750	–	750	V	CDM ³⁾	P_4.1.39

- 1) Not subject to production test, specified by design.
- 2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5k Ω , 100 pF)
- 3) ESD susceptibility, Charged Device Model “CDM” ESDA STM5.3.1 or ANSI/ESD S.5.3.1

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

1. *Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.*

4.2 Functional Range

Table 3 Functional Range

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Device Extended Supply Voltage Range	V_{VIN}	4.5	–	40	V	1)	P_4.2.1
Device Nominal Supply Voltage Range	V_{VIN}	8	–	36	V	–	P_4.2.2
Power Stage Voltage Range	V_{POW}	4.5	–	55	V	1)	P_4.2.5
Digital Supply Voltage	V_{DD}	3	–	5.5	V	–	P_4.2.3
Junction Temperature	T_j	-40	–	150	°C	–	P_4.2.4

- 1) Not subject to production test, specified by design.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Junction to Case	R_{thJC}	–	0.9	–	K/W	^{1) 2)}	P_4.3.1
Junction to Ambient	R_{thJA}	–	25	–	K/W	³⁾ 2s2p	P_4.3.2

- 1) Not subject to production test, specified by design.
- 2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). $T_a=25^{\circ}\text{C}$; The IC is dissipating 1W.
- 3) Specified R_{thJA} value is according to JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board; The device was simulated on a 76.2 x 114.3 x 1.5 mm board. The 2s2p board has 2 outer copper layers (2 x 70 μm Cu) and 2 inner copper layers (2 x 35 μm Cu). A thermal via (diameter = 0.3 mm and 25 μm plating) array was applied under the exposed pad and connected the first outer layer (top) to the first inner layer and second outer layer (bottom) of the JEDEC PCB. $T_a=25^{\circ}\text{C}$; The IC is dissipating 1W.

5 Power Supply

The TLD5541-1QV is supplied by the following pins:

- VIN (main supply voltage)
- VDD (digital supply voltage)
- IVCC_EXT (supply for internal gate driver stages)

The VIN supply, in combination with the VDD supply, provides internal supply voltages for the analog and digital blocks. In situations where VIN voltage drops below VDD voltage, an increased current consumption may be observed at the VDD pin.

The SPI and IO interfaces are supplied by the VDD pin.

IVCC_EXT is the supply for the low side driver stages. This supply is used also to charge, through external schottky diodes, the bootstrap capacitors which provide supply voltages to the high side driver stages. If no external voltage is available this pin must be shorted to IVCC, which is the output of an internal 5V LDO.

The supply pins VIN, VDD and IVCC_EXT have undervoltage detections.

Undervoltage on VDD supply voltage prevents the activation of the gate driver stages and any SPI communication (the SPI registers are reset). Undervoltage on IVCC_EXT or IVCC voltages forces a deactivation of the driver stages, thus stopping the switching activity, but has no effect on the SPI register settings.

Moreover the double function pin EN/INUVLO can be used as an input undervoltage protection by placing a resistor divider from VIN to GND (refer to [Chapter 10.3](#)).

If EN/INUVLO undervoltage is detected, it will turn-off the IVCC voltage regulator stop switching ,stop communications and reset all the registers.

Figure 3 shows a basic concept drawing of the supply domains and interactions among pins VIN, VDD and IVCC/IVCC_EXT.




Figure 3 Power Supply Concept Drawing

Usage of EN/INUVLO pin in different applications

The pin EN/INUVLO is a double function pin and can be used to put the device into a low current consumption mode. An undervoltage threshold should be fixed by placing an external resistor divider (A) in order to avoid low voltage operating conditions. This pin can be driven by a μ C-port as shown in (B).




Figure 4 Usage of EN/INUVLO pin in different applications

5.1 Different Power States

TLD5541-1QV has the following power states:

- SLEEP state
- IDLE state
- LIMP HOME state
- ACTIVE state

The transition between the power states is determined according to these variables after a filter time of max. 3 clock cycles:

- VIN level
- EN/INUVLO level
- IVCC level
- IVCC_EXT level
- VDD level
- LHI level
- DVCCTRL.IDLE bit state

The state diagram including the possible transitions is shown in [Figure 5](#).

The Power-up condition is entered when the supply voltage V_{VIN} exceed its minimum supply voltage threshold $V_{VIN(ON)}$.

SLEEP

When the device is powered it enters the SLEEP state, all outputs are OFF and the SPI registers are reset, independently from the supply voltages at the pins VIN, VDD, IVCC, and IVCC_EXT. The current consumption is low. Refer to parameters: $I_{VDD(SLEEP)}$, and $I_{VIN(SLEEP)}$.

The transition from SLEEP to ACTIVE state requires a specified time: t_{ACTIVE} .

IDLE

In IDLE state, the current consumption of the device can reach the limits given by parameter I_{VDD} (P_5.3.4). The internal voltage regulator is working. Not all diagnosis functions are available (refer to [Chapter 10](#) for additional informations). In this state there is no switching activity, independently from the supply voltages V_{IN} , V_{DD} , IVCC and IVCC_EXT. When V_{DD} is available, the SPI registers are working and SPI communication is possible.

Limp Home

The Limp Home state is beneficial to fulfill system safety requirements and provides the possibility to maintain a defined current/voltage level on the output via a backup control circuitry. The backup control circuitry turns on required loads during a malfunction of the μC . For detailed info, refer to [Chapter 8](#).

When Limp Home state is entered, SPI registers are reset to their default values and SPI communication is possible but only in read mode (SPI registers can be read but cannot be written). In order to regulate the output current/voltage, it is necessary that V_{IN} and IVCC_EXT are present and above their undervoltage threshold.

ACTIVE

In active state the device will start switching activity to provide power at the output only when PWMI = HIGH. To start the Highside gate drivers HSGDx the voltage level $V_{BSTx} - V_{SWNx}$ needs to be above the threshold $V_{BSTx} - V_{SWNx_UVth}$. In ACTIVE state the device current consumption via V_{IN} and V_{DD} is dependent on the external MOSFET used and the switching frequency f_{SW} .




Figure 5 Simplified State Diagram

5.2 Different Possibilities to RESET the device

There are several reset triggers implemented in the device.

After any kind of reset, the Transmission Error Flag (TER) is set to HIGH.

Under Voltage Reset:

EN/INUVLO: When $EN/INUVLO$ is below $V_{EN/INUVLOth}$ (P_5.3.7), the SPI interface is not working and all the registers are reset to their default values. In addition, the device enters SLEEP mode and the current consumption is minimized.

VDD: When V_{VDD} is below $V_{VDD(UV)}$ (P_5.3.6), the SPI interface is not working and all the registers are reset to their default values.

Reset via SPI command:

There is a command available to RESET all registers to their default values ($DVCCTRL.SWRST = HIGH$).

Reset via Limp Home:

When Limp Home state is detected the registers are reset to the default values.

5.3 Electrical Characteristics

Table 5 EC Power Supply

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Power Supply V_{IN}							
Input Voltage Startup	$V_{VIN(ON)}$	–	–	4.7	V	V_{IN} increasing; $V_{EN/INUVLO} = HIGH$; $V_{DD} = 5 V$; $IVCC = IVCC_EXT = 10 mA$;	P_5.3.1
Input Undervoltage switch OFF	$V_{VIN(OFF)}$	–	–	4.5	V	V_{IN} decreasing; $V_{EN/INUVLO} = HIGH$; $V_{DD} = 5 V$; $IVCC = IVCC_EXT = 10 mA$;	P_5.3.14
Device operating current	$I_{VIN(ACTIVE)}$	–	4.4	6	mA	¹⁾ ACTIVE mode; $V_{PWMI} = 0 V$;	P_5.3.2
V_{IN} Sleep mode supply current	$I_{VIN(SLEEP)}$	–	–	1.5	μA	$V_{EN/INUVLO} = 0 V$; $V_{CSN} = V_{DD} = 5 V$; $V_{IN} = 13.5 V$; $V_{IVCC} = V_{IVCC_EXT} = 0 V$;	P_5.3.3
Digital Power Supply V_{DD}							
Digital supply current	I_{VDD}	–	–	0.5	mA	$V_{IN} = 13.5 V$; $f_{SCLK} = 0 Hz$; $V_{PWMI} = 0 V$; $V_{EN} = V_{CSN} = V_{DD} = 5 V$;	P_5.3.4
Digital Supply Sleep mode current	$I_{VDD(SLEEP)}$	–	–	1.5	μA	$V_{EN/INUVLO} = 0 V$; $V_{CSN} = V_{DD} = 5 V$; $V_{IN} = 13.5 V$; $V_{IVCC} = V_{IVCC_EXT} = 0 V$;	P_5.3.5
Undervoltage shutdown threshold voltage	$V_{VDD(UV)}$	1	–	3	V	$V_{CSN} = V_{DD}$; $V_{SI} = V_{SCLK} = 0 V$; SO from LOW to HIGH impedance;	P_5.3.6
EN/INUVLO Pin characteristics							
Input Undervoltage falling Threshold	$V_{EN/INUVLO(th)}$	1.6	1.75	1.9	V	–	P_5.3.7
EN/INUVLO Rising Hysteresis	$V_{EN/INUVLO(hyst)}$	–	90	–	mV	¹⁾	P_5.3.8
EN/INUVLO input Current LOW	$I_{EN/INUVLO(LOW)}$	0.45	0.89	1.34	μA	$V_{EN/INUVLO} = 0.8 V$;	P_5.3.9
EN/INUVLO input Current HIGH	$I_{EN/INUVLO(HIGH)}$	1.1	2.2	3.3	μA	$V_{EN/INUVLO} = 2 V$;	P_5.3.10

Table 5 EC Power Supply (cont'd)

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
LHI Pin characteristics							
LOW level	$V_{LHI(L)}$	0	-	0.8	V	–	P_5.3.16
HIGH level	$V_{LHI(H)}$	2.0	-	5.5	V	–	P_5.3.17
L-Input pull-down current	$I_{LHI(L)}$	6	12	18	μA	$V_{LHI} = 0.8 V$;	P_5.3.18
H-Input pull-down current	$I_{LHI(H)}$	15	30	45	μA	$V_{LHI} = 2.0 V$;	P_5.3.19
Timings							
SLEEP mode to ACTIVE time	t_{ACTIVE}	–	–	0.7	ms	¹⁾ $V_{IVCC} = V_{IVCC_EXT}$; $C_{IVCC} = 10\mu F$; $V_{IN} = 13.5 V$; $V_{DD} = 5 V$;	P_5.3.11

1) Not subject to production test, specified by design.

6 Regulator Description

The TLD5541-1QV includes all of the functions necessary to provide constant current to the output as usually required to drive LEDs. A voltage mode regulation can also be implemented (Refer to [Chapter 6.7](#)).

It is designed to control 4 gate driver outputs in a H-Bridge topology by using only one inductor and 4 external MOSFETs. This topology is able to operate in high power BOOST, BUCK-BOOST and BUCK mode applications with maximum efficiency.

The transition between the different regulation modes is done automatically by the device itself, with respect to the application boundary conditions.

The transition phase between modes is seamless.

6.1 Regulator Diagram Description

The TLD5541-1QV includes two analog current control inputs (IIN1, IIN2) to limit the maximum Input current (Block A1 and A7 in [Figure 6](#)).

A second analog current control loop (A5, A6) connected to the sensing pins FBL, FBH regulates the output current.

The regulator function is implemented by a pulse width modulated (PWM) current mode controller. The error in the output current loop is used to determine the appropriate duty cycle to get a constant output current.

An external compensation network (R_{COMP} , C_{COMP}) is used to adjust the control loop to various application boundary conditions.

The inductor current for the current mode loop is sensed by the R_{SWCS} resistor.

R_{SWCS} is used also to limit the maximum external switches / inductor current.

If the Voltage across R_{SWCS} exceeds its overcurrent threshold (V_{SWCS_buck} or V_{SWCS_boost} for buck or boost operation respectively) the device reduces the duty cycle in order to bring the switches current below the imposed limit.

The current mode controller has a built-in slope compensation as well to prevent sub-harmonic oscillations.

The control loop logic block (LOGIC) provides a PWM signal to four internal gate drivers. The gate drivers (HSGD1,2 and LSGD1,2) are used to drive external MOSFETs in an H-Bridge setup .

The control loop block diagram displayed in [Figure 6](#) shows a typical constant current application. The voltage across R_{FB} sets the output current. R_{IN} is used to fix the maximum input current.

The output current is fixed via the SPI parameter ($LEDCURRADIM.ADIMVAL = 11110000_B = \text{default at } 100\%$) plus an offset trimming ($LEDCURRCAL.CALIBVAL = 0000_B = \text{default in the middle of the range}$). Refer to [Chapter 8.1](#) for more details.




Figure 6 Regulator Block Diagram - TLD5541-1QV

6.2 Adjustable Soft Start Ramp

The soft start behavior limits the current through the inductor and the external MOSFET switches during initialization (at first turn on and restarting after output fault condition).

The soft start function gradually increases the current of the inductor (L_{OUT}) over t_{SOFT_START} to minimize potential overvoltage at the output. The soft start ramp is defined by a capacitor placed at the SOFT_START pin.

Selection of the SOFT_START capacitor (C_{SOFT_START}) can be done according to the approximate formula described in [Equation \(1\)](#):

$$t_{SOFT_START} = \frac{V_{ss_th_eff}}{I_{SOFT_START(PU)}} \cdot C_{SOFT_START} \quad (1)$$

Note: $V_{ss_th_eff}$ is the soft start effectiveness threshold, that depends on load condition. Its value is about 0.7V for the buck mode and 1.4V for the boost mode

The SOFT START pin is also used to define a fault filter time.

Once an open load or a short on the output is detected, a pull-down current source $I_{SOFT_START_PD}$ (P_6.4.20) is activated. This current brings down the V_{SOFT_START} until $V_{SOFT_START_RESET}$ (P_6.4.22) is reached, then the pull-up current source $I_{SOFT_START_PU}$ (P_6.4.19) turns on again. If the fault condition hasn't been removed until $V_{SOFT_START_LOFF}$ (P_6.4.21) is reached, the pull-down current source turns back on again, initiating a new cycle. This will continue until the fault is removed.

6.3 Switching Frequency setup

The switching frequency can be set from 200 kHz to 700 kHz by an external resistor connected from the FREQ pin to GND or by supplying a sync signal as specified in chapter [Chapter 11.2](#). Select the switching frequency with an external resistor according to the graph in [Figure 7](#) or the following approximate formulas.

$$f_{SW} [kHz] = 5375 * R_{FREQ} [k\Omega]^{-0.8} \quad (2)$$

$$R_{FREQ} [k\Omega] = 46023 * f_{SW} [kHz]^{-1.25} \quad (3)$$




Figure 7 Switching Frequency f_{SW} versus Frequency Select Resistor to GND R_{FREQ}

6.4 Operation of 4 switches H-Bridge architecture

Inductor L_{OUT} connects in an H-Bridge configuration with 4 external N channel MOSFETs (M1, M2, M3 & M4)

- Transistor M1 and M3 provides a path between V_{IN} and ground through L_{OUT} in one direction (Driven by top and bottom gate drivers HSGD1 and LSGD2).
- Transistor M2 and M4 provides a path between V_{OUT} and ground through L_{OUT} in the other direction (Driven by top and bottom gate drivers HSGD2 and LSGD1).
- Nodes SWN1, SWN2, voltage across R_{SWCS} , input and load currents are also monitored by the TLD5541-1QV.

	BOOST MODE	BUCK-BOOST MODE	BUCK MODE
M1	ON	PWM	PWM
M2	OFF	PWM	PWM
M3	PWM	PWM	OFF
M4	PWM	PWM	ON

Figure 8 4 switches H-Bridge architecture Transistor Status summary




Figure 9 4 switches H-Bridge architecture overview

6.4.1 Boost mode ($V_{IN} < V_{OUT}$)

- M1 is always ON, M2 is always OFF
- Every cycle M3 turns ON first and inductor current is sensed (peak current control)
- M3 stays ON until the upper reference threshold is reached across R_{SWCS} (Energizing)
- M3 turns OFF, M4 turns ON until the end of the cycle (Recirculation)
- Switches M3 and M4 alternate, behaving like a typical synchronous boost Regulator (see [Figure 10](#))




Figure 10 4 switches H-Bridge architecture in BOOST mode

Simplified comparison of 4 switches H-Bridge architecture to traditional asynchronous Boost approach.

- M2 is always OFF in this mode (open).
- M1 is always ON in this mode (closed connection of inductor to V_{IN}).
- M4 acts as a synchronous diode, with significantly lower conduction power losses ($I^2 \times R_{DS(ON)}$ vs. $0.7V \times I$)

Note: Diode is source of losses and lower system efficiency!




Figure 11 4 switches H-Bridge architecture in BOOST mode compared to standard async Booster

6.4.2 Buck mode ($V_{IN} > V_{OUT}$)

- M4 is always ON, M3 is always OFF
- Every cycle M2 turns ON and inductor current is sensed (valley current control)
- M2 stays ON until the lower reference threshold is reached across R_{SWCS} (Recirculation)
- M2 turns OFF, M1 turns ON until the end of the cycle (Energizing)
- Switches M1 and M2 alternate, behaving like a typical synchronous BUCK Regulator (see [Figure 12](#))




Figure 12 4 switches H-Bridge architecture in BUCK mode

Simplified comparison of 4 switches architecture to traditional asynchronous Buck approach.

- M3 is always OFF in this mode (open).
- M4 is always ON in this mode (closed connection inductor to V_{OUT}).
- M2 acts as a synchronous diode, with significantly lower conduction losses ($I^2 \times R_{DS(ON)}$ vs. $0.7V \times I$)




Figure 13 4 switches H-Bridge architecture in BUCK mode compared to standard async BUCK

6.4.3 Buck-Boost mode ($V_{IN} \sim V_{OUT}$)

- When V_{IN} is close to V_{OUT} the controller is in Buck-Boost operation.
- All switches are switching in buck-boost operation. The direct energy transfer from the Input to the output ($M1+M4 = ON$) is beneficial to reduce ripple current and improves the energy efficiency of the Buck-Boost control scheme.
- The two buck boost waveforms and switching behaviors are displayed in [Figure 14](#) below.




Figure 14 4 switches H-Bridge architecture in BUCK-BOOST mode

6.5 Fast Output Discharge Operation Mode - Multi Floating Switches Topology

Multiple light functions can be driven by a single DC/DC converter adopting a Multi Floating Switch (MFS) topology. In a MFS topology, each LED Function is connected in series and can be independently turned off via a bypass switch. Because of the series connections, all the functions are driven with the same current. Different brightness can be achieved with individual PWM duty cycles.

In order to drive different LED functions in this topology, a Buck Boost converter is probably needed. A single stage buck boost topology has high efficiency but requires several μF of output capacitance (C_{OUT}). The extra voltage present on this capacitor, when shorting one function to turn it off, may create a current spike in the LEDs that have to remain on.

The TLD5541-1QV has a dedicated state machine which controls a fast discharge of the output cap to a desired fraction of the initial output voltage. This Fast Output Discharge feature (F.D.), if carefully configured, limits the current spike during load jump events preventing LED damage.

An Example of the Multi Floating Switch topology architecture and operation are shown in [Figure 15](#)




Figure 15 Multi Floating Switch topology: operation sequence on 2 Functions: (F1+F2) to (F2)

The F.D. operation consists of discharging the capacitor C_{OUT} to the final load voltage (**Figure 15-B**) before the bypass switch closure. During this fast discharge phase, all the LEDs are off. The external Microcontroller Software has to take care of the synchronization between the TLD5541-1QV F.D. operation and the bypass Switches activation.

The discharged energy from C_{OUT} is recovered back to the Input capacitor C_{IN} which could cause a small overshoot on the C_{IN} itself. This feature allows high efficiency designs also when PWM operation with repetitive Load Jumps is needed.

The F.D. feature is needed when a negative V_{OUT} step is performed, so when one or more LED functions are switched off. If additional LED functions are turned on, increasing the output voltage, the F.D. does not have to be used. In MFS topologies, a short interruption of the current is observed during the Load Transitions (either positive or negative) in all the functions, until V_{OUT} is stable and the device control loop is able to provide the target output current.

We will refer to any Voltage-Current or Load configuration just before the Load Jump as "Initial" (**Figure 15-A**), while we will refer to any value after the system is in the new Load configuration as "Final" (**Figure 15-C**).

Set the Target Cout discharge voltage

The Target output voltage ($V_{OUTFinal}$) of an F.D. operation is communicated to the TLD5541-1QV as a fraction of the V_{OUT} at the beginning of the Jump ($V_{OUTInitial}$), and not as an absolute Value.

In order to quickly discharge the output Capacitor to a desired Ratio of the initial voltage, two SPI commands have to be sent to the TLD5541-1QV register MFSSETUP1.

- The first is to write in the MFSSETUP1.LEDCHAIN the Ratio Denominator
- The second is to write in the MFSSETUP1 register the Ratio Numerator and the Start Of Multi Floating Switch, respectively in the LEDCHAIN and SOMFS bitfields

After the second command, as soon as the Chip select is raised the F.D. begins. The final output voltage of the F.D. operation, after a MFS routine is correctly performed, will be approximately:

$$V_{OUTFinal} = \frac{RatioNumerator}{RatioDenominator} \cdot V_{OUTInitial} \quad (4)$$

The MFSSETUP1.LEDCHAIN registers sets both the LED Ratio during F.D and the short circuit threshold. For this reason both the correct V_{OUT} Ratio and correct short circuit protection voltage have to be set according to the LED Load. See **Table 10** for reference.

To have the correct short circuit protection on a F.D. operation, the first LEDCHAIN value sent via SPI (Ratio Denominator), should also guarantee an adequate short circuit detection for the Initial Load. The second LEDCHAIN value (Ratio Numerator + SOMFS) should guarantee correct Short circuit detection for the Final Load. For more information about short circuit protection, see **Chapter 10.2.1**.

Example:

If the VFB voltage divider for the Short circuit detection is set like in **Table 10**.

In order to jump from 6LED(18V) to 2LEDs (6V), the Ratio is 1/3 of initial voltage.

So the 2 SPI commands that have to be sent are:

Spi command 1: set MFSSETUP1 to 0x06 (Ratio Denominator = 6, $V_{Short_LED} = 16.8V$)

Spi command 2: set MFSSETUP1 to 0x12 (Ratio Numerator+SOMFS = 0x02+0x10, $V_{Short_LED} = 4.6V$)

Preparation time t_{prep} :

The TLD5541-1QV enables the user to set a delay between the beginning of the Load Jump and the moment in which the switching activity will restart to provide output current. This delay is needed to safely close the bypass

switches (to short the LEDs) for the new Light configuration, after the Final V_{OUT} is reached and before the normal switching activity would again raise the output voltage. See [Figure 16](#).

The Preparation time has to be sufficient for the capacitors C_{OUT} and C_{COMP} to be discharged to the desired value. The C_{OUT} discharge time depends heavily on: I_{DISCH} , C_{OUT} size, V_{OUT} Initial, $V_{OUTFinal}$ and V_{IN} , so all those values have to be considered when setting the preparation time. In order to set a preparation time on the TLD5541-1QV, a SPI command has to be sent to the register `MFSSETUP2.MFSDLY`.

The [Equation \(5\)](#) below describes the relationship between the switching frequency f_{SW} and the `MFSSETUP2.MFSDLY` register value.

$$t_{prep} = \frac{1}{f_{SW}} \cdot [2 + (MFSDLY)_{dec}] \quad (5)$$

For SPI command details refer to [Chapter 12.6](#).

Fast Discharge Phase

After programming the desired output voltage Ratio via SPI, the right Preparation Time and activating the state machine (`MFSSETUP1.SOMFS = HIGH`) the TLD5541-1QV inverts the inductor current I_L and keeps it at the switch current limit I_{SwLim} until the V_{OUT} reaches the desired target.

$$I_{SwLim} = \frac{V_{SWCS_boost}}{R_{SWCS}} \quad (6)$$

[Figure 16](#) displays the relation of inductor current I_L and the output voltage V_{OUT} during a fast output discharge operation mode.




Figure 16 Fast Output Discharge timing diagram

If the discharge current limit I_{SwLim} needs to be reduced, the `MFSSETUP1.ILIM_HALF_MFS` bit can be used to cut it in half (only during the F.D. phase and not in normal operation), see SPI Chapter for further details [Chapter 12.6](#). Setting the `EA_IOUT_MFS` bit will reduce (only during the F.D. phase) the saturation current of the error amplifier A6 that discharges the Comp capacitor.

Once V_{OUT} reaches the desired target, the current recovery phase brings I_L from a negative value back to 0 A. When the current recovery phase has ended, an internal SPI flag (`MFSSETUP1.EOMFS`) is set to HIGH and the device stays in “Brake-Low condition” (both Lowside gatedrivers = ON) until the programmed preparation time (`MFSSETUP2.MFSDLY`) expires and the TLD5541-1QV starts automatically switching again. [Figure 16](#) displays one Fast Output Discharge cycle.

The effective C_{out} discharge current is smaller than the Inductor current and it depends on the application condition, see [Equation \(7\)](#).

$$I_{DISCH} = \frac{V_i}{V_o + V_i} \cdot I_{swLim} - \frac{V_o}{2Lf_{SW}} \cdot \left(\frac{V_i}{V_i + V_o} \right)^2 \quad (7)$$

Sequence of operations to perform a Fast Output Discharge

In order to perform a F.D operation, the user has to :

- Set via SPI an adequate Preparation Time
- Send via SPI to `MFSSETUP1.LEDCHAIN` the Ratio Denominator.
- Send via SPI to `MFSSETUP1.LEDCHAIN` the Ration Numerator + SOMFS
- Adjust the Floating switches to the new configuration

6.6 Flexible current sense

The flexible current sense implementation enables highside and lowside current sensing.

The **Figure 17** displays the application examples for the highside and lowside current sense concept.




Figure 17 Highside and lowside current sensing - TLD5541-1QV

6.7 Programming Output Voltage (Constant Voltage Regulation)

For a voltage regulator, the output voltage can be set by selecting the values R_{FB1} , R_{FB2} and R_{FB3} according to the following **Equation (8)**:

$$V_{OUT} = \left(I_{FBH} + \frac{V_{FBH-FBL}}{R_{FB2}} \right) \cdot R_{FB1} + \left(\frac{V_{FBH-FBL}}{R_{FB2}} - I_{FBL} \right) \cdot R_{FB3} + V_{FBH-FBL} \quad (8)$$

After the output voltage is fixed via the resistor divider, the value can be changed via the Analog Dimming bits ADIMVAL.

If Analog dimming is performed, due to the variations on the I_{FBL} (I_{FBL_HSS} (P_6.4.9) and I_{FBL_LSS} (P_6.4.40)) current on the entire voltage spanning, a non linearity on the output voltage may be observed. To minimize this effect RFBx resistors should be properly dimensioned.




Figure 18 Programming Output Voltage (Constant Voltage Regulation)

6.8 Electrical Characteristics

Table 6 EC Regulator

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Regulator:							
$V_{(FBH-FBL)}$ threshold	$V_{(FBH-FBL)}$	145.5	150	154.5	mV	$T_j = 25^{\circ}C$; ADIM.ADIMVAL = 11110000 _B ;	P_6.4.1
$V_{(FBH-FBL)}$ threshold	$V_{(FBH-FBL)}$	144	150	156	mV	ADIM.ADIMVAL = 11110000 _B ;	P_6.4.2
$V_{(FBH-FBL)}$ threshold @ analog dimming 10%	$V_{(FBH-FBL)_10}$	12	15	18	mV	ADIM.ADIMVAL = 00011000 _B ; Calibration Procedure not performed	P_6.4.5
FBH Bias current @ highside sensing setup	I_{FBH_HSS}	65	110	155	μA	¹⁾ $V_{FBL} = 7V$; $V_{FBH-FBL} = 150mV$;	P_6.4.8
FBL Bias current @ highside sensing setup	I_{FBL_HSS}	17	30	43	μA	¹⁾ $V_{FBL} = 7V$; $V_{FBH-FBL} = 150mV$;	P_6.4.9
FBH Bias current @ lowside sensing setup	I_{FBH_LSS}	-7.5	-4	-2.5	μA	¹⁾ $V_{FBL} = 0V$; $V_{FBH-FBL} = 150mV$;	P_6.4.39
FBL Bias current @ lowside sensing setup	I_{FBL_LSS}	-45	-30	-20	μA	¹⁾ $V_{FBL} = 0V$; $V_{FBH-FBL} = 150mV$;	P_6.4.40
FBH-FBL High Side sensing entry threshold	$V_{FBH_HSS_inc}$	-	2	-	V	¹⁾ V_{FBH1} increasing;	P_6.9.1
FBH-FBL High Side sensing exit threshold	$V_{FBH_HSS_dec}$	-	1.75	-	V	¹⁾ V_{FBH} decreasing;	P_6.9.2
OUT Current sense Amplifier g_m	$IFBx_{g_m}$	-	890	-	μS	¹⁾	P_6.4.10
Output Monitor Voltage	$V_{IOUTMON}$	1.33	1.4	1.47	V	$V_{FBH-FBL} = 150mV$;	P_6.4.11
Maximum BOOST Duty Cycle	D_{BOOST_MAX}	89	91	93	%	$f_{sw} = 300kHz$;	P_6.4.12
Input Current Sense threshold $V_{IIN1-IIN2}$	$V_{IIN1-IIN2}$	46	50	54	mV	-	P_6.4.13
Input Current sense Amplifier g_m	$I_{IN_g_m}$	-	2.12	-	mS	¹⁾	P_6.4.14
Input current Monitor Voltage	V_{INMON}	0.95	1	1.05	V	¹⁾ $V_{IIN1-IIN2} = 50mV$; $V_{IIN1} = V_{VIN(ON)}$ to 55V;	P_6.4.15
Switch Peak Over Current Threshold - BOOST	V_{SWCS_boost}	40	50	60	mV	¹⁾	P_10.8.15
Switch Peak Over Current Threshold - BUCK	V_{SWCS_buck}	-60	-50	-40	mV	¹⁾	P_10.8.16
Soft Start							
Soft Start pull up current	$I_{Soft_Start_PU}$	22	26	32	μA	$V_{Soft_Start} = 1V$;	P_6.4.19

Table 6 EC Regulator (cont'd)
 $V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Soft Start pull down current	$I_{Soft_Start_PD}$	2.2	2.6	3.2	μA	$V_{Soft_Start} = 1 V$;	P_6.4.20
Soft Start Latch-OFF Threshold	$V_{Soft_Start_LOFF}$	1.65	1.75	1.85	V	–	P_6.4.21
Soft Start Reset Threshold	$V_{Soft_Start_RESET}$	0.1	0.2	0.3	V	–	P_6.4.22
Soft Start Voltage during regulation	$V_{Soft_Start_reg}$	1.9	2	2.1	V	¹⁾ No Faults	P_6.9.3
Oscillator							
Switching Frequency	f_{SW}	285	300	315	kHz	$T_j = 25^{\circ}C$; $R_{FREQ} = 37.4 k\Omega$;	P_6.4.23
SYNC Frequency	f_{SYNC}	200	–	700	kHz	–	P_6.4.24
SYNC Turn On Threshold	$V_{SYNC,ON}$	2	–	–	V	–	P_6.4.25
SYNC Turn Off Threshold	$V_{SYNC,OFF}$	–	–	0.8	V	–	P_6.4.26
SYNC High Input Current	$I_{SYNC,H}$	15	30	45	μA	$V_{SYNC} = 2.0 V$;	P_6.4.62
SYNC Low Input Current	$I_{SYNC,L}$	6	12	18	μA	$V_{SYNC} = 0.8 V$;	P_6.4.63
Gate Driver for external Switch							
Gate Driver undervoltage threshold $V_{BSTx} - V_{SWNx_UVth}$	$V_{BSTx} - V_{SWNx_UVth}$	3.4	–	4	V	$V_{BSTx} - V_{SWNx}$ decreasing;	P_6.4.64
HSGDx NMOS driver on-state resistance (Gate Pull Up)	$R_{DS(ON_PU)HS}$	1.4	2.3	3.7	Ω	$V_{BSTx} - V_{SWNx} = 5 V$; $I_{source} = 100 mA$;	P_6.4.28
HSGDx NMOS driver on-state resistance (Gate Pull Down)	$R_{DS(ON_PD)HS}$	0.6	1.2	2.2	Ω	$V_{BSTx} - V_{SWNx} = 5 V$; $I_{sink} = 100 mA$;	P_6.4.29
LSGDx NMOS driver on-state resistance (Gate Pull Up)	$R_{DS(ON_PU)LS}$	1.4	2.3	3.7	Ω	$V_{IVCC_EXT} = 5 V$; $I_{source} = 100 mA$;	P_6.4.30
LSGDx NMOS driver on-state resistance (Gate Pull Down)	$R_{DS(ON_PD)LS}$	0.4	1.2	1.8	Ω	$V_{IVCC_EXT} = 5 V$; $I_{sink} = 100 mA$;	P_6.4.31
HSGDx Gate Driver peak sourcing current	I_{HSGDx_SRC}	380	–	–	mA	¹⁾ $V_{HSGDx} - V_{SWNx} = 1 V$ to $4 V$; $V_{BSTx} - V_{SWNx} = 5 V$	P_6.4.32
HSGDx Gate Driver peak sinking current	I_{HSGDx_SNK}	410	–	–	mA	¹⁾ $V_{HSGDx} - V_{SWNx} = 4 V$ to $1 V$; $V_{BSTx} - V_{SWNx} = 5 V$	P_6.4.33
LSGDx Gate Driver peak sourcing current	I_{LSGDx_SRC}	370	–	–	mA	¹⁾ $V_{LSGDx} = 1 V$ to $4 V$; $V_{IVCC_EXT} = 5 V$;	P_6.4.34

Table 6 EC Regulator (cont'd)

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
LSGDx Gate Driver peak sinking current	I_{LSGDx_SNK}	550	–	–	mA	¹⁾ $V_{LSGDx} = 4 V$ to $1 V$; $V_{IVCC_EXT} = 5 V$;	P_6.4.35
LSGDx OFF to HSGD ON delay	t_{LSOFF-} HSON_delay	15	30	40	ns	¹⁾	P_6.4.36
HSGDx OFF to LSGD ON delay	t_{HSON-} LSON_delay	35	60	75	ns	¹⁾	P_6.4.37

1) Not subject to production test, specified by design

7 Digital Dimming Function

To change brightness of LED loads without affecting the lighting-color of the LED a digital Dimming function via PWM (Pulse Width Modulation) is often required.

7.1 Description

PWM dimming is commonly practiced to prevent color shift in the LED light source.

Via Parallel Interface

The PWMI pin detects a pulse width modulated (PWM) signal that disable the gate drivers from delivering output current.




Figure 19 Digital Dimming Overview




Figure 20 Timing Diagram LED Dimming and Start up behavior example (V_{VDD} and V_{VIN} stable in the functional range and not during startup)

Note: In Register `REGUSETMON.REGUMODEFB` the regulation mode can be read. During $PWMI = LOW$ the SPI will always deliver the Regulation mode which was present at $PWMI = HIGH$ as actual regulation mode, instead of "no Regulation".

7.2 Electrical Characteristics

Table 7 EC Digital Dimming

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
PWMI Input:							
PWMI Turn On Threshold	$V_{PWMI,ON}$	2	–	–	V	–	P_7.2.1
PWMI Turn Off Threshold	$V_{PWMI,OFF}$	–	–	0.8	V	–	P_7.2.2
PWMI High Input Current	$I_{PWMI,H}$	15	30	45	μA	$V_{PWMI} = 2.0 V$;	P_7.2.4
PWMI Low Input Current	$I_{PWMI,L}$	6	12	18	μA	$V_{PWMI} = 0.8 V$;	P_7.2.5

8 Analog Dimming

The analog dimming feature allows further control of the output current. This approach is used to:

- Reduce the default current in a narrow range to adjust to different binning classes of the used LEDs.
- Adjust the load current to enable the usage of one hardware for several LED types where different current levels are required.
- Reduce the current at high temperatures (protect LEDs from overtemperature).
- Reduce the current at low input voltages (for example, cranking-pulse breakdown of the supply or power derating).

8.1 Description

The analog dimming feature is adjusting the average load current level via the control of the feedback error Amplifier voltage ($V_{FBH-FBL}$).

The current adjustment is done via a 8BIT SPI parameter (LEDCURRADIM.ADIMVAL). Refer to [Figure 21](#).




Figure 21 Analog Dimming Overview

Analog dimming adjustment during Limp Home state:

To enter in Limp Home state the LHI pin must be HIGH.

Note: If the PWMI and the EN/INUVLO are not set to HIGH, it is not possible to enable switching, even during Limp Home state.

In Limp Home state the analog dimming control is done via the SET pin. A Resistor divider between IVCC/IVCC_EXT, SET and GND is used to fix a default load current/voltage value (refer to [Figure 22](#) below).




Figure 22 Limp Home state schematic overview

Using the SET pin to adjust the output current:

The SET pin is ignored if the device is not in Limp Home state.

For the calculation of the output current I_{OUT} the following Equation (9) is used:

$$I_{OUT} = \frac{V_{FBH} - V_{FBL}}{R_{FB}} \quad (9)$$

A decrease of the average output current can be achieved by controlling the voltage at the SET pin (V_{SET}) between 0.2V and 1.4V. The mathematical relation is given in the Equation (10) below:

$$I_{OUT} = \frac{V_{SET} - 200 \text{ mV}}{R_{FB} \cdot 8} \quad (10)$$

If V_{SET} is 200mV (typ.) the LED current is only determined by the internal offset voltages of the comparators.

To assure the switching activity is stopped and $I_{OUT}=0$, V_{SET} has to be <100mV, see Figure 23




Figure 23 Analog Dimming Overview

8.2 LED current calibration procedure

The LED current calibration procedure improves the accuracy during analog dimming. In order to be most effective, this routine has to be performed in the application, when the TLD5541-1QV temperature and the output voltage are the ones in which the driver has to be accurate. The optimum should be to re-calibrate the output periodically every time the application has for a sufficient long time PWMI=LOW.

Current calibration procedure:

- Power the Load with a low analog dimming value (for example 10%)
- Set PWMI=LOW and disconnect the Load at the same time (to avoid Vout drifts from operating conditions)
- Quickly μ C enables the calibration routine: `DVCCTRL.ENCAL = HIGH`
- Quickly μ C starts the calibration: `LEDCURRCAL.SOCAL = HIGH`
- Waiting time (needed to internally perform the calibration routine) -> approx. 200 μ s
- TLD5541-1QV will set the FLAG: `LEDCURRCAL.EOCAL = HIGH`, when calibration routine has finished
- Reconnect the load
- The Output current is automatically adjusted to a low offset and more accurate analog dimming value

Once the Calibration routine is correctly performed, the output current accuracy with analog dimming = 10% (`LEDCURRADIM.ADIMVAL=24`) is 10%.

The Calibration routine is not affecting the accuracy at 100% analog dimming.

The ENCAL Bits affect both device operation and CALIBVAL reading result:

- ENCAL = HIGH: the calibration result coming from the routine is used by internal circuitry and can be read back from CALIBVAL
- ENCAL = LOW: SPI value written in CALIBVAL is used by internal circuitry and can be read back; calibration routine start is inhibited

As a result, μ C can use a stored result from a previously performed calibration to directly impose the desired value without waiting for a new routine to finish.




Figure 24 LED current Accuracy Calibration Overview

8.3 Electrical Characteristics

Table 8 EC Analog Dimming

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Source current on SET Pin	I_{SET_source}	–	–	1	μA	¹⁾ $V_{SET} = 0.2 V$ to $1.4V$;	P_8.3.4

1) Specified by design: not subject to production test.

9 Linear Regulator

The TLD5541-1QV features an integrated voltage regulator for the supply of the internal gate driver stages. Furthermore an external voltage regulator can be connected to the IVCC_EXT pin to achieve an alternative gate driver supply if required.

9.1 IVCC Description

When the IVCC pin is connected to the IVCC_EXT pin, the internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5V and current up to I_{LIM} (P_9.2.2). An external output capacitor with low ESR is required on pin IVCC for stability and buffering transient load currents. During normal operation the external MOSFET switches will draw transient currents from the linear regulator and its output capacitor (Figure 25, drawing A). Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switches. A minimum capacitance value is given in parameter C_{IVCC} (P_9.2.4).

Alternative IVCC_EXT Supply Concept:

The IVCC_EXT pin can be used for an external voltage supply to alternatively supply the MOSFET Gate drivers. This concept is beneficial in the high input voltage range to avoid power losses in the IC (Figure 25, drawing B).

Integrated undervoltage protection for the external switching MOSFET:

An integrated undervoltage reset threshold circuit monitors the linear regulator output voltage. This undervoltage reset threshold circuit will turn OFF the gate drivers in case the IVCC or IVCC_EXT voltage falls below their undervoltage Reset switch OFF Thresholds $V_{IVCC_RTH,d}$ (P_9.2.9) and $V_{IVCC_EXT_RTH,d}$ (P_9.2.5).

In Limp Home state the Undervoltage Reset switch OFF threshold for the IVCC has no impact on the switching activity.

The Undervoltage Reset threshold for the IVCC and the IVCC_EXT pins help to protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of the external logic level N-channel MOSFETs.




Figure 25 Voltage Regulator Configurations

9.2 Electrical Characteristics

Table 9 EC Line Regulator
 $V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
IVCC							
Output Voltage	V_{IVCC}	4.8	5	5.2	V	$V_{IN} = 13.5 V$; $0.1 mA \leq I_{IVCC} \leq 50 mA$;	P_9.2.1
Output Current Limitation	I_{LIM}	70	90	110	mA	¹⁾ $V_{IVCC} = 4 V$;	P_9.2.2
Drop out Voltage ($V_{IN} - V_{IVCC}$)	V_{DR}	–	200	350	mV	$V_{IN} = 5 V$; $I_{IVCC} = 10 mA$;	P_9.2.3
IVCC Buffer Capacitor	C_{IVCC}	10	–	–	μF	^{1) 2)}	P_9.2.4
IVCC_EXT Undervoltage Reset switch OFF Threshold	$V_{IVCC_EXT_RTH,d}$	3.7	3.9	4.1	V	³⁾ V_{IVCC_EXT} decreasing;	P_9.2.5
IVCC Undervoltage Reset switch OFF Threshold	$V_{IVCC_RTH,d}$	3.7	3.9	4.1	V	³⁾ V_{IVCC} decreasing;	P_9.2.9
IVCC and IVCC_EXT Undervoltage Hysterisis	$V_{IVCCX_HY_ST}$	0.3	0.33	0.36	V	V_{IVCC} increasing; V_{IVCC_EXT} increasing	P_9.2.6

1) Not subject to production test, specified by design

2) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum. Use capacitors with LOW ESR.

3) Selection of external switching MOSFET is crucial. $V_{IVCC_EXT_RTH,d}$ and $V_{IVCC_RTH,d}$ min. as worst case V_{GS} must be considered.

10 Protection and Diagnostic Functions

10.1 Description

The TLD5541-1QV has integrated circuits to diagnose and protect against overvoltage, open load, short circuits of the load and overtemperature faults. Furthermore, the device provides a 2 Bit information of I_{LED} , I_{IN} by the SPI to the μC .

In IDLE state, only the Over temperature Shut Down, Over Temperature Warning, IVCC or IVCC_EXT Undervoltage Monitor, V_{DD} or $V_{EN/INUVLO}$ Undervoltage Monitor are reported according to specifications.

In [Figure 26](#) a summary of the protection, diagnostic and monitor functions is displayed.




Figure 26 Protection, Diagnostic and Monitoring Overview - TLD5541-1QV

Note: A device Overtemperature event overrules all other fault events!

10.2 Overvoltage, Open Load, Short circuit protection

The VFB pin measures the voltage on the application output and in accordance with the populated resistor divider, short to ground, open load and overvoltage thresholds are set. Refer to [Figure 28](#) and [Figure 27](#) for more details.




Figure 27 Definition of Protection Ranges




Figure 28 VFB Protection Pin - Overview

10.2.1 Short Circuit protection

The device detects a short circuit if this condition is verified:

- The pin VFB falls below the threshold voltage V_{VFB_S2G} for at least 8 clock cycles

After a short circuit detection, the SPI flag (`SHRTLED`) in the STD diagnosis register is set to HIGH and the gate drivers stop delivering output current (Break-Low condition, both LS MOSFETs ON). The Device will auto restart with the soft start routine described in [Chapter 6.2](#). The dedicated diagnosis flag (`SHRTLED`) will be cleared after the next reading cycle of the STD diagnosis.

A voltage divider between V_{OUT} , VFB pin and AGND is used to adjust the application short circuit thresholds following [Equation \(12\)](#).

$$V_{short_led} = V_{VFB_S2G} \cdot \frac{R_{VFBH} + R_{VFB L}}{R_{VFB L}} \quad (11)$$

The short circuit threshold voltage V_{VFB_S2G} (P_10.8.1) is set by 4-Bits in the SPI register `MFSSETUP1.LEDCHAIN` as shown in [Table 10](#).

The configurable short circuit threshold is especially useful in 2 types of applications:

1) Multifloat switch applications:

Multifloat switch applications are applications with a series connection of LEDs and parallel Transistors to switch ON and OFF single (or multiple) LEDs in a string. The built in feature “fast output discharge operation mode” enables such applications but the short circuit threshold has to be adjusted in accordance to the LED changes. This synchronization is needed to avoid wrong short circuit detection during load step variations.

For this reason the register `MFSSETUP1.LEDCHAIN` selects the short circuit threshold register but is also related to the “fast dynamic behavior feature”. For more Info on the “fast output discharge operation mode” please refer to [Chapter 6.5](#).

2) Standard applications which require a large output voltage range:

The adjustable short circuit threshold V_{VFB_S2G} enables applications with a large V_{OUT} operation range.

The [Table 10](#) below displays the relationship between the bitcode and the short circuit threshold voltage V_{VFB_S2G} based on an example.

Assume that each LED has a typical $V_F=3.3V$. By choosing a resistor divider $R_{VFBH} = 1M\Omega$, $R_{VFB L} = 41k\Omega$, the application short circuit voltage V_{short_led} , will change according to the LEDCHAIN value as shown in [Table 10](#). The application overvoltage protection is instead not dependent by LEDCHAIN and, based on the [Equation \(12\)](#) for this particular resistor divider is fixed to 59.3V.

Table 10 Adjustable Short Circuit threshold overview

nled LEDCHAIN	V_{OUT}	V_{OUT_OVLO}	$k = R_{VFB L} / (R_{VFBH} + R_{VFB L})$	V_{open_led}	$V_{short_led} (V)$ ($V_{FB1,2_S2G} / k$)	$V_{VFB1,2_S2G}(V)$	Default Condition
1	3.3	59.3	0.025	54.4	1.5	0.038	
2	6.6	59.3	0.025	54.4	4.6	0.113	
3	9.9	59.3	0.025	54.4	7.6	0.188	
4	13.2	59.3	0.025	54.4	10.7	0.263	
5	16.5	59.3	0.025	54.4	13.7	0.338	
6	19.8	59.3	0.025	54.4	16.8	0.413	
7	23.1	59.3	0.025	54.4	19.8	0.488	
8	26.4	59.3	0.025	54.4	22.8	0.563	default
9	29.7	59.3	0.025	54.4	25.9	0.638	
10	33.0	59.3	0.025	54.4	28.9	0.713	
11	36.3	59.3	0.025	54.4	32.0	0.788	
12	39.6	59.3	0.025	54.4	35.0	0.863	
13	42.9	59.3	0.025	54.4	38.1	0.938	

Table 10 Adjustable Short Circuit threshold overview

nled LEDCHAIN	V_{OUT}	V_{OUT_OVLO}	$k = R_{VFBL} / (R_{VFBL} + R_{VFBL})$	V_{open_led}	$V_{short_led} (V)$ ($V_{FB1,2_S2G} / k$)	$V_{VFB1,2_S2G}(V)$	Default Condition
14	46.2	59.3	0.025	54.4	41.1	1.013	
15	49.5	59.3	0.025	54.4	44.2	1.088	
16	52.8	59.3	0.025	54.4	47.2	1.163	

During Limp Home state the short circuit threshold V_{VFB_S2G} is fixed at the default value ($V_{VFB_S2G} / V_{VFB_OVTH}$), approx. 1/3 of the fixed overvoltage protection circuit in the application. There is no relationship between the analog dimming feature at VSET pin and the V_{VFB_S2G} threshold. The customer must take care by adjusting the default voltage at SET pin to program the V_{OUT} be higher than the default short circuit threshold.

During start-up the TLD5541-1QV ignores the detection of a short circuit or an open load until the soft-start capacitor reaches 1.75V. To prevent false tripping after startup, a large enough soft-start capacitor must be used to allow the output to get up to approximately 50% of the final value.

Note: If the short circuit condition disappears, the device will re-start with the soft start routine as described in [Chapter 6.2](#).

10.2.2 Overvoltage Protection

A voltage divider between V_{OUT} , VFB pin and AGND is used to adjust the Overvoltage protection threshold (refer to [Figure 28](#)).

To fix the overvoltage protection threshold the following [Equation \(12\)](#) is used:

$$V_{OUT_OV_protected} = V_{VFB_OVTH} \cdot \frac{R_{VFBL} + R_{VFBL}}{R_{VFBL}} \quad (12)$$

If V_{VFB} gets higher than its overvoltage threshold V_{VFB_OVTH} , the SPI flag (OUTOV) in the STD diagnosis set to HIGH and the gate drivers stop switching for output regulation (Break-Low condition both LS MOSFETs ON). When $V_{VFB_OVTH} - V_{VFB_OVTH,HYS}$ threshold is reached the device will auto restart. The dedicated diagnosis flag (OUTOV) will be cleared after the next reading cycle of the STD diagnosis.

If the SWTMOD.OUTOVLAT bit is set to HIGH the overvoltage protection is changed into latched behavior and the μC has to set the DVCCTRL.CLRLAT bit to reset the OUTOV flag and restart the switching activities.

10.2.3 Open Load Protection

To reliably detect an open load event, two conditions will be observed:

- 1) Voltage threshold: $V_{VFB} > V_{VFB_OL,rise}$
- 2) output information: $V_{(FBH-FBL)} < V_{FBH_FBL_OL}$

After an open load error, the SPI flag (OL) in the STD diagnosis is set to HIGH and the gate drivers stop switching (Break-Low condition). The Device will auto restart with a soft start routine. The dedicated diagnosis flag (OL) will be cleared after the next reading cycle of the STD diagnosis.

After an Open Load error the TLD5541-1QV is autorestarting the output control accordingly to the implemented Softstart routine. An Open Load error causes an increase of the output voltage as well. An Overvoltage condition could be reported in combination with an Open Load error (in general, multiple error detection may happen if more error detection thresholds are reached during the autorestart function, as possible consequence of reactive behavior at the output node during open load).

The COMP capacitor is discharged during an Open Load condition to prevent spikes if load reconnects. This measure could artificially generate Short Circuit detections after open loads events.

10.3 Input voltage monitoring, protection and power derating

Input overvoltage and undervoltage shutdown levels can both be defined through an external resistor divider, as shown in **Figure 29**.

Both INOVLO and EN/INUVLO pin voltages are internally compared to their respective thresholds by means of hysteretic comparators.

Neglecting the hysteresis, the following equations hold:

$$UV_{th} = \left(1 + \frac{R_1}{R_2 + R_3}\right) \cdot EN / INUVLO_{th} \quad (13)$$

$$OV_{th} = \left(1 + \frac{R_1 + R_2}{R_3}\right) \cdot INOVLO_{th} \quad (14)$$

$$P_{IN} = \frac{V_{OUT} \cdot I_{OUT}}{\eta} \quad (15)$$

$$V_{IN_boundary} = \frac{\left(\frac{V_{OUT} \cdot I_{OUT}}{I_{IN}}\right)}{\eta} \quad (16)$$

$$I_{IN} = \frac{V_{IN1-IN2}}{R_{IN}} \quad (17)$$

$$I_{OUT} = \frac{V_{FBH-FBL}}{R_{FB}} \quad (18)$$




Figure 29 Input Voltage Protection

10.4 Input current Monitoring

The input current can be monitored through an analog output pin and an SPI routine.

The IINMON pin provides a linear indication of the current flowing through the input. The following Equation (19) is applicable:

$$V_{IINMON} = I_{IN} \cdot R_{IN} \cdot 20 \tag{19}$$

Note: If the R_{IN} value is chosen in a way that the current limitation is much bigger than the nominal input current during the application the current measurement becomes inaccurate. Best results for an accurate current measurement via the V_{IINMON} pin is to set the current limit only slightly above the specific application related nominal input current.

Purpose of the input current monitoring routine is to verify if the system is in current limitation.

- The output of the Input Current Sense is compared to the internal precise reference voltage.
- The comparator works like a 2 bit window ADC referred to the internal precise reference voltage.

To execute the current monitor routine the CURRMON.SOMON bit has to be set HIGH and the result is ready when CURRMON.EOMON is read HIGH.

The result of the input monitor routine is reported on the CURRMON.INCURR bit.




Figure 30 Input Current Monitoring General Overview

10.5 Output current Monitoring

The output current can be monitored through an analog output pin and an SPI routine.

The IOUTMON pin provides a linear indication of the current flowing through the LEDs. The following Equation (20) is applicable:

$$V_{IOUTMON} = 200 \text{ mV} + I_{OUT} \cdot R_{FB} \cdot 8 \tag{20}$$

Purpose of the SPI current monitor routine is to verify if the system is in loop.

- The output of the Led Current Sense is compared to the output of the Analog Dimming DAC
- The comparator works like a 2 bit window ADC around 8 bit DAC output

To execute the current monitor routine the CURRMON.SOMON bit has to be set HIGH and the result is ready when CURRMON.EOMON is read HIGH.

When CURRMON.SOMON bit is set to HIGH both input and output current monitor routines are executed in parallel.

The result of the monitor routine is reported on the CURRMON.LEDCURR bit.




Figure 31 Output Current Monitoring General Overview

10.6 Device Temperature Monitoring

A temperature sensor is integrated on the chip. The temperature monitoring circuit compares the measured temperature to the warning and shutdown thresholds. If the internal temperature sensor reaches the warning temperature, the temperature warning bit TW is set to HIGH. This bit is not latched (i.e. if the temperature falls below the warning threshold (with hysteresis), the TW bit is reset to LOW again).

If the internal temperature sensor reaches the shut-down temperature, the Gate Drivers plus the IVCC regulator are shut down as described in [Figure 32](#) and the temperature shut-down bit: TSD is set to HIGH. The TSD bit is latched while the Gate Drivers plus the IVCC regulator have an auto restart behavior.

Note: The Device will start up with a soft start routine after a TSD condition disappears.




Figure 32 Device Overtemperature Protection Behavior

10.7 Electrical Characteristics
Table 11 EC Protection and Diagnosis
 $V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Short Circuit Protection							
Short to GND threshold	V_{VFB_S2G}	0.53	0.563	0.59	V	V_{VFB} decreasing; MFSSETUP1 . LEDCHAIN = 1000_B	P_10.8.1
Temperature Protection:							
Thermal Warning junction temperature	$T_{j,W}$	125	140	155	$^{\circ}C$	1)	P_10.8.2
Temperature warning Hysteresis	$T_{j,W,hyst}$	–	10	–	$^{\circ}C$	1)	P_10.8.3
Over Temperature Shutdown	$T_{j,SD}$	160	175	190	$^{\circ}C$	1)	P_10.8.4
Over Temperature Shutdown Hysteresis	$T_{j,SD,hyst}$	–	10	–	$^{\circ}C$	1)	P_10.8.5
Overvoltage Protection:							
VFB Over Voltage Feedback Threshold	V_{VFB_OVTH}	1.42	1.46	1.50	V		P_10.8.6
Output Over Voltage Feedback Hysteresis	$V_{VFB_OVTH,HY S}$	25	40	58	mV	Output Voltage decreasing;	P_10.8.7
Open Load and Open Feedback Diagnostics							
Open Load rising Threshold	$V_{VFB_OL,rise}$	1.29	1.34	1.39	V	$V_{FBH-FBL} = 0 V$;	P_10.8.9
Open Load reference Voltage $V_{FBH-FBL}$	$V_{FBH_FBL_OL}$	–	15	22.5	mV	$V_{FB} = 1.4 V$;	P_10.8.10
Open Load falling Threshold	$V_{VFB_OL,fall}$	1.23	1.28	1.33	V	$V_{FBH-FBL} = 0 V$;	P_10.8.11
Input Overvoltage protection							
Input Overvoltage rising Threshold	$V_{INOVLOth}$	1.9	2	2.1	V	–	P_10.8.12
Input Overvoltage Threshold Hysteresis	$V_{INOVLO(hyst)}$	18	40	62	mV	–	P_10.8.13

1) Specified by design; not subject to production test.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

11 Infineon FLAT SPECTRUM Featureset

11.1 Description

The Infineon FLAT SPECTRUM feature set has the target to minimize external additional filter circuits. The goal is to provide several beneficial concepts to provide easy adjustments for EMC improvements after the layout is already done and the HW designed.

11.2 Synchronization Function

The TLD5541-1QV features a SYNC input pin which can be used by a μC pin to define an oscillator switching frequency. The μC is responsible to synchronize with various devices by applying appropriate SYNC signals to the dedicated DC/DC devices in the system. Refer to [Figure 33](#)

Note: The Synchronization function can not be used when the Spread Spectrum is active.




Figure 33 Synchronization Overview

11.3 Spread Spectrum

The Spread Spectrum modulation technique significantly improves the lower frequency range of the spectrum ($f < 30\text{MHz}$).

By using the spread spectrum technique, it is possible to optimize the input filter only for the peak limits, and also pass the average limits (average emission limits are -20dB lower than the peak emission limits). By using spread spectrum, the need for low ESR input capacitors is relaxed because the input capacitor series resistor is important for the low frequency filter characteristic. This can be an economic benefit if there is a strong requirement for average limits.

The TLD5541-1QV features a built in Spread Spectrum function which can be enabled (`SWTMOD.ENSPPREAD`) and adjusted via the SPI interface. Dedicated SPI-Bits are used to adjust the modulation frequency f_{FM} , (P_11.6.3) and (P_11.6.4) (`SWTMOD.FMSPREAD`) and the deviation frequency f_{dev} , (P_11.6.1) and (P_11.6.2) (`SWTMOD.FDEVSPREAD`) accordingly to specific application needs. Refer to [Figure 34](#) for more details.

The following adjustments can be programmed when `SWTMOD.ENSPPREAD = HIGH`:

`SWTMOD.FMSPREAD = LOW`: 12kHz

`SWTMOD.FMSPREAD = HIGH`: 18kHz

`SWTMOD.FDEVSPREAD = HIGH`: $\pm 8\%$ of f_{SW}

`SWTMOD.FDEVSPREAD = LOW`: $\pm 16\%$ of f_{SW}

Note: The Spread Spectrum function can not be used when the synchronization pin is used.




Figure 34 Spread Spectrum Overview

11.4 EMC optimized schematic

Figure 35 below displays the Application circuit with additional external components for improved EMC behavior.




Figure 35 Application Drawing Including Additional Components for an Improved EMC Behavior

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

11.5 Electrical Characteristics

Table 12 EC Spread Spectrum

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to AGND; (unless otherwise specified)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Spread Spectrum Parameters							
Frequency Deviation	f_{dev}	–	± 8	–	%	1) SWTMOD.FDEVSP READ = HIGH;	P_11.6.1
Frequency Deviation	f_{dev}	–	± 16	–	%	1) SWTMOD.FDEVSP READ = LOW;	P_11.6.2
Frequency Modulation	f_{FM}	–	12	–	kHz	1) SWTMOD.FMSPRE AD = LOW;	P_11.6.3
Frequency Modulation	f_{FM}	–	18	–	kHz	1) SWTMOD.FMSPRE AD = HIGH;	P_11.6.4

1) Specified by design; not subject to production test.

12 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CSN. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of CSN indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of CSN. A modulo 8/16 counter ensures that data is taken only when a multiple of 8 bit has been transferred after the first 16 bits. Otherwise, a TER (i.e. Transmission Error) bit is asserted. In this way the interface provides daisy chain capability with 16 bit as well as with 8 bit SPI devices.




Figure 12-1 Serial Peripheral Interface

12.1 SPI Signal Description

CSN - Chip Select

The system microcontroller selects the TLD5541-1QV by means of the CSN pin. Whenever the pin is in LOW state, data transfer can take place. When CSN is in HIGH state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

CSN HIGH to LOW Transition

- The requested information is transferred into the shift register.
- SO changes from high impedance state to HIGH or LOW state depending on the signal level at pin SI.
- If the device is in SLEEP mode, the SO pin remains in high impedance state and no SPI transmission will occur.
- TER Flag will set the Bit number 10 in the STD diagnosis Frame. This Bit is set to HIGH after an undervoltage condition, reset via SPI command, on Limp Home state entering or after an incorrect SPI transmission. TER Flag can be read also directly on the SO line between the falling edge of the CSN and the first rising edge of the SCLK according to the [Figure 12-2](#).




Figure 12-2 Combinatorial Logic for TER bit

CSN LOW to HIGH Transition

- Command decoding is only done, when after the falling edge of CSN exactly a multiple (0, 1, 2, 3, ...) of eight SCLK signals have been detected after the first 16 SCLK pulses. In case of faulty transmission, the transmission error bit (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

SCLK - Serial Clock

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in LOW state whenever chip select CSN makes any transition, otherwise the command may be not accepted.

SI - Serial Input

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to [Chapter 12.5](#) for further information.

SO Serial Output

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CSN pin goes to LOW state. New data will appear at the SO pin following the rising edge of SCLK.

Please refer to [Chapter 12.5](#) for further information.

12.2 Daisy Chain Capability

The SPI of the TLD5541-1QV provides daisy chain capability. In this configuration several devices are activated by the same CSN signal MCSN. The SI line of one device is connected with the SO line of another device (see [Figure 12-3](#)), in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




Figure 12-3 Daisy Chain Configuration

In the SPI block of each device, there is one shift register where each bit from the SI line is shifted in with each SCLK. The bit shifted out occurs at the SO pin. After sixteen SCLK cycles, the data transfer for one device is finished. In single chip configuration, the CSN line must turn HIGH to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, several multiples of 8 bits have to be shifted through the devices (depending on how many devices with 8 bit SPI and how many with 16 bit SPI). After that, the MCSN line must turn HIGH (see [Figure 12-4](#)).




Figure 12-4 Data Transfer in Daisy Chain Configuration

12.3 Timing Diagrams




Figure 12-5 Timing Diagram SPI Access

12.4 Electrical Characteristics

$V_{IN} = 8V$ to $36V$, $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground; (unless otherwise specified)

Table 12-1 EC Serial Peripheral Interface (SPI)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Input Characteristics (CSN, SCLK, SI) - LOW level of pin							
CSN	$V_{CSN(L)}$	0	–	0.8	V	–	P_12.4.1
SCLK	$V_{SCLK(L)}$	0	–	0.8	V	–	P_12.4.2
SI	$V_{SI(L)}$	0	–	0.8	V	–	P_12.4.3
Input Characteristics (CSN, SCLK, SI) - HIGH level of pin							
CSN	$V_{CSN(H)}$	2	–	V_{DD}	V	–	P_12.4.4
SCLK	$V_{SCLK(H)}$	2	–	V_{DD}	V	–	P_12.4.5
SI	$V_{SI(H)}$	2	–	V_{DD}	V	–	P_12.4.6
L-input pull-up current at CSN pin	$-I_{CSN(L)}$	31	63	94	μA	$V_{DD} = 5 V$; $V_{CSN} = 0.8 V$;	P_12.4.7
H-input pull-up current at CSN pin	$-I_{CSN(H)}$	22	45	67	μA	$V_{DD} = 5 V$; $V_{CSN} = 2 V$;	P_12.4.8
L-Input Pull-Down Current at Pin							
SCLK	$I_{SCLK(L)}$	6	12	18	μA	$V_{SCLK} = 0.8 V$;	P_12.4.9
SI	$I_{SI(L)}$	6	12	18	μA	$V_{SI} = 0.8 V$;	P_12.4.10
H-Input Pull-Down Current at Pin							
SCLK	$I_{SCLK(H)}$	15	30	45	μA	$V_{SCLK} = 2 V$;	P_12.4.11
SI	$I_{SI(H)}$	15	30	45	μA	$V_{SI} = 2 V$;	P_12.4.12
Output Characteristics (SO)							
L level output voltage	$V_{SO(L)}$	0	–	0.4	V	$I_{SO} = -2 mA$;	P_12.4.13
H level output voltage	$V_{SO(H)}$	$V_{DD} - 0.4 V$	–	V_{DD}	V	$I_{SO} = 2 mA$; $V_{DD} = 5 V$;	P_12.4.14
Output tristate leakage current	$I_{SO(OFF)}$	-1	–	1	μA	$V_{CSN} = V_{DD}$; $V_{SO} = 0 V$;	P_12.4.15
Output tristate leakage current	$I_{SO(OFF)}$	-1	–	1	μA	$V_{CSN} = V_{DD}$; $V_{SO} = V_{DD}$;	P_12.4.16
Timings							
Enable lead time (falling CSN to rising SCLK)	$t_{CSN(lead)}$	200	–	–	ns	¹⁾ $V_{DD} = 4.5 V$;	P_12.4.17
Enable lag time (falling SCLK to rising CSN)	$t_{CSN(lag)}$	200	–	–	ns	¹⁾ $V_{DD} = 4.5 V$;	P_12.4.18
Transfer delay time (rising CSN to falling CSN)	$t_{CSN(td)}$	250	–	–	ns	¹⁾ $V_{DD} = 4.5 V$;	P_12.4.19
Output enable time (falling CSN to SO valid)	$t_{SO(en)}$	–	–	200	ns	¹⁾ $V_{DD} = 4.5 V$; $C_L = 20 pF$ at SO pin;	P_12.4.20

Table 12-1 EC Serial Peripheral Interface (SPI) (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Typ.	Max.			
Output disable time (rising CSN to SO tristate)	$t_{SO(dis)}$	–	–	200	ns	¹⁾ $V_{DD} = 4.5\text{ V};$ $C_L = 20\text{ pF}$ at SO pin;	P_12.4.21
Serial clock frequency	f_{SCLK}	–	–	5	MHz	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.22
Serial clock period	$t_{SCLK(P)}$	200	–	–	ns	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.24
Serial clock HIGH time	$t_{SCLK(H)}$	75	–	–	ns	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.25
Serial clock LOW time	$t_{SCLK(L)}$	75	–	–	ns	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.26
Data setup time (required time SI to falling SCLK)	$t_{SI(su)}$	20	–	–	ns	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.27
Data hold time (falling SCLK to SI)	$t_{SI(h)}$	20	–	–	ns	¹⁾ $V_{DD} = 4.5\text{ V};$	P_12.4.28
Output data valid time with capacitive load	$t_{SO(v)}$	–	–	100	ns	¹⁾ $V_{DD} = 4.5\text{ V};$ $C_L = 20\text{ pF};$	P_12.4.29

1) Not subject to production test, specified by design

12.5 SPI Protocol

The relationship between SI and SO content during SPI communication is shown in [Figure 12-6](#). The SI line represents the frame sent from the μC and the SO line is the answer provided by the TLD5541-1QV. The first SO response is the response from the previous command.




Figure 12-6 Relationship between SI and SO during SPI communication

The SPI protocol will provide the answer to a command frame only with the next transmission triggered by the μC . Although the biggest majority of commands and frames implemented in TLD5541-1QV can be decoded without the knowledge of what happened before, it is advisable to consider what the μC sent in the previous transmission to decode TLD5541-1QV response frame completely.

More in detail, the sequence of commands to “read” and “write” the content of a register will look as follows:




Figure 12-7 Register content sent back to μC

There are 3 special situations where the frame sent back to the μC doesn't depend on the previously received frame:

- in case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8 with a minimum of 16 bits), shown in [Figure 12-8](#)
- when TLD5541-1QV logic supply comes out of an Undervoltage reset condition ($V_{\text{DD}} < V_{\text{DD(UV)}}$) as shown in [Figure 12-9](#) or $\text{EN/INUVLO} < V_{\text{EN/INUVLOth}}$)
- in case of a read or write command for a “not used” or “reserved” register (in this case TLD5541-1QV answers with Standard Diagnosis at the next SPI transmission)




Figure 12-8 TLD5541-1QV response after a error in transmission




Figure 12-9 TLD5541-1QV response after coming out of Power-On reset at V_{DD}

12.6 SPI Registers Overview

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Frame	W/R	RB	ADDR						Data								
Write Register in bank 0																	
SI	1	0	ADDR						Data								
Read Register in bank 0																	
SI	0	0	ADDR						x	x	x	x	x	x	x	x	0
Read Standard Diagnosis																	
SI	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	1	

Reading a register needs two SPI frames. In the first frame the read command is sent. In the second frame the output at SPI signal SO will contain the requested information. The MSB will be HIGH (while in case of standard diagnosis is LOW). A new command can be executed in the second frame.

12.6.1 Standard Diagnosis

The Standard Diagnosis reports several diagnostic informations and the status of the device and the utility routines.

The bits UVLORST, TER, VINO VLO, OUTOV, IVCCU VLO, OL and SHRTLED are latched and automatically cleared after a STD diagnosis reading (default condition if OUTOVLAT is not set).

A CLRLAT command resets the diagnostic Latched Flags and Latched protections for the OUTOV, TSD bits, restarting the switching activity if this was halted due the previously mentioned faults.

Note that the OUTOV has latched behavior only when SWTMOD.OUTOVLAT=1, see [Chapter 10.2.2](#) for further details.

The TSD bit is always latched and clearable only via explicit CLRLAT command.

The STD bits which are real time status monitors or mirror of internal registers are not cleared after a STD diagnosis reading or via explicit CLRLAT command:

- The STATE bits and TW are real time status flags.
- The bits EOMON, EOMFS and EOCAL are mirror of internal register.
- The SWRST_BSTUV bit is the logic OR of :
 - latched SWRST flag after a DVCSTRL.SWRST command (clearable via STD Diagnosis reading)
 - real time monitor of gate driver undervoltage (VBSTx-VSWNx_UVth)

In standard operating condition (active state, no Limp Home), if no special routines have been executed and no faults have been detected, the readout of the STD should be 1000_H.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	SWRST_BSTUV	UVLO_RST	STATE	TER	EO MON	EOM FS	EOC AL	VINO VLO	OUTOV	IVCCU VLO	OL	SHRTL ED	TSD	TW		

Field	Bits	Type	Description
SWRST_BSTUV	14	r	SWRST OR VBSTx-VSWNx_UVth Monitor 0_B , no SWRST or undervoltage on the Gate Drivers occurred 1_B , there was at least one SWRST since last readout OR an undervoltage condition at the gate drivers is occurring
UVLORST	13	r	V_{DD} OR $V_{EN/INUVLO}$ Undervoltage Monitor 0_B , there was no V_{DD} OR $V_{EN/INUVLO}$ undervoltage since last readout 1_B , there was at least one V_{DD} undervoltage OR $V_{EN/INUVLO}$ undervoltage condition since last readout
STATE	12:11	r	Operative State Monitor 00_B , (reserved) 01_B , Limp Home Mode 10_B , Active Mode 11_B , Idle Mode
TER	10	r	Transmission Error 0_B , Previous transmission was successful (modulo 16 + n*8 clocks received, where n = 0, 1, 2...) 1_B , Previous transmission failed or first transmission after reset
EOMON	9	r	End of LED/Input Current Monitor Routine Bit 0_B , Current monitoring routine not completed, not successfully performed or never run. 1_B , Current Monitor routine successfully performed (is reset to 0_B when SOMON is set to 1_B)
EOMFS	8	r	End of MFS Routine Bit 0_B , MFS routine not completed, not successfully performed or never run. 1_B , MFS routine successfully performed (is reset to 0_B when SOMOFS is set to 1_B)
EOCAL	7	r	End of Calibration Routine 0_B , Calibration routine not completed, not successfully performed or never run. 1_B , Calibration routine successfully performed (is reset to 0_B when SOCAL is set to 1_B)
VINOVLO	6	r	V_{INOVLO} Voltage Monitor 0_B , V_{INOVLO} below $V_{INOVLOth}$ threshold since last readout 1_B , There was at least one V_{INOVLO} overvoltage condition since last readout
OUTOV	5	r	Output overvoltage Monitor 0_B , Output overvoltage not detected since last readout 1_B , Output overvoltage was detected since last readout
IVCCUVLO	4	r	IVCC or IVCC_EXT Undervoltage Lockout Monitor 0_B , IVCC and IVCC_EXT above $V_{IVCC_RTH,d}$ or $V_{IVCC_EXT_RTH,d}$ threshold since last readout 1_B , Undervoltage on IVCC or IVCC_EXT occurred since last readout

Serial Peripheral Interface (SPI)

Field	Bits	Type	Description
OL	3	r	Open Load in ON state Diagnosis 0 _B , Open Load condition not detected since last readout 1 _B , Open Load condition detected since last readout
SHRTLED	2	r	Shorted LED Diagnosis 0 _B , Short circuit condition not detected since last readout 1 _B , Short circuit condition detected since last readout
TSD	1	r	Over Temperature Shutdown 0 _B , T_j below temperature shutdown threshold 1 _B , Overtemperature condition detected since last readout
TW	0	r	Over Temperature Warning 0 _B , T_j below temperature warning threshold 1 _B , T_j exceeds temperature warning threshold

12.6.2 Register structure

Table 12-3 describes in detail the available registers with their bit-fields function, size and position

Table 12-2 shows register addresses and summarize bit-field position inside each register

Table 12-2 Register Bank 0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	W/R	R/B	ADDR						Data								
LEDCURRADIM	W/R	0	0	0	0	0	0	0	ADIMVAL								
LEDCURRCAL	W/R	0	0	0	0	0	1	1	x	x	SOCAL	EOCAL	CALIBVAL				
SWTMOD	W/R	0	0	0	0	1	0	1	x	x	x	OUTOVLAT	x	ENSPREAD	FMSPREAD	FDEVSREAD	
DVCCTRL	W/R	0	0	0	0	1	1	0	x	x	x	ENCAL		CLRLAT	SWRST	IDLE	
MFSSETUP1	W/R	0	0	0	1	0	0	1	EA_IOUT_MFS	ILIM_HALF_MFS	SOMFS	EOMFS	LEDCHAIN				
MFSSETUP2	W/R	0	0	0	1	0	1	0	MFS DLY								
CURRMON	W/R	0	0	0	1	1	0	0	x	x	SOMON	EOMON	INCURR		LEDCURR		
REGUSETMON	W/R	0	0	0	1	1	1	1	x	x	x	REGUMODFB		x			

A write to a non existing address is ignored, a read to a non existing register is ignored and the STD Diagnosis Frame is send out.

Table 12-3 Register description

Register name	Field	Bits	Type	Purpose
LEDCURRADIM	ADIMVAL	7:0	r/w	LED Current Configuration Register 00000000 _B , analog dimming @ 0% of LED current fixed via R_{FB} 11110000 _B , (default) analog dimming @ 100% of LED current fixed via R_{FB}

Table 12-3 Register description (cont'd)

Register name	Field	Bits	Type	Purpose
LEDCURRCAL	CALIBVAL	3:0	r/w	LED Current Accuracy Trimming Configuration Register LED current calibration value definition, the first bit is the calibration sign: 0000 _B , (default) Initial state in the middle of the range 0111 _B , maximum calibration value positive 1111 _B , maximum calibration value negative
	EOCAL	4	r	End of calibration routine signalling bit: 0 _B , (default) calibration routine not completed, not successfully performed or never run. 1 _B , calibration successfully performed (is reset to 0 _B when SOCAL is set to 1 _B)
	SOCAL	5	r/w	Start of calibration routine signalling bit: 0 _B , (default) no calibration routine started 1 _B , calibration routine start (autoclear)
SWTMOD	FDEVSPREAD	0	r/w	Switching Mode Configuration Register Deviation Frequency f_{DEV} definition: 0 _B , (default) $\pm 16\%$ of f_{SW} 1 _B , $\pm 8\%$ of f_{SW}
	FMSPREAD	1	r/w	Frequency Modulation Frequency f_{FM} definition: 0 _B , (default) 12kHz 1 _B , 18kHz
	ENSPREAD	2	r/w	Enable Spread Spectrum feature: 0 _B , (default) Spread Spectrum modulation disabled 1 _B , Spread Spectrum modulation enabled
	OUTOVLAT	4	r/w	Output latch after overvoltage error enable Bit 0 _B , (default) gate driver outputs are autorestarting after an overvoltage event 1 _B , gate drivers are latched in brake low condition and bit is latched after an overvoltage event
DVCCTRL	IDLE	0	r/w	Device Control Register IDLE mode configuration bit: 0 _B , ACTIVE mode (default) 1 _B , IDLE mode
	SWRST	1	r/w	Software reset bit: 0 _B , (default) normal operation 1 _B , execute reset command
	CLRLAT	2	r/w	Clear Latch bit: 0 _B , (default) normal operation 1 _B , execute CLRLAT command
	ENCAL	3	r/w	Enable automatic output current calibration bit: 0 _B , (default) DAC takes CALIBVAL from SPI registers 1 _B , DAC takes CALIBVAL from last completed automatic calibration procedure; SOCAL Bit can be set.

Table 12-3 Register description (cont'd)

Register name	Field	Bits	Type	Purpose
MFSSETUP1	LEDCHAIN	3:0	r/w	Multifloat Switch and LED Count configuration Register Number of LEDs in series informations bits: change the $V_{VFB1,2_S2G}$ threshold and set the MFS jump Initial/Final LED number 0001 _B , 1 LED 0010 _B , 2 LEDs 0011 _B , 3 LEDs 0100 _B , 4 LEDs 0101 _B , 5 LEDs 0110 _B , 6 LEDs 0111 _B , 7 LEDs 1000 _B , (default) 8 LEDs 1001 _B , 9 LEDs 1010 _B , 10 LEDs 1011 _B , 11 LEDs 1100 _B , 12 LEDs 1101 _B , 13 LEDs 1110 _B , 14 LEDs 1111 _B , 15 LEDs 0000 _B , 16 LEDs
	EOMFS	4	r	End of MFS routine bit: 0 _B , (default) MFS routine not completed, not successful performed or never run. 1 _B , MFS routine successfully performed (is reset to 0 _B when SOMFS is set to 1 _B).
	SOMFS	5	r/w	Start of MFS routine bit: 0 _B , (default) MFS routine not activated 1 _B , MFS routine activated
	ILIM_HALF	6	r/w	Adjust Current Limit (Switch Peak Over Current Threshold) during MFS operation: 0 _B , (default) Switch Peak Over Current Threshold 100% 1 _B , Switch Peak Over Current Threshold 50%
	EA_IOUT_MFS	7	r/w	Bit to decrease the saturation current of the error amplifier (A6) in current mode control loop only during MFS routine: 0 _B , (default) inactive 1 _B , active: error amplifier current reduced to 20%
MFSSETUP2	MFSDLY	7:0	r/w	Multifloatswitch configuration register 2 (delay time programming) 00000000 _B , smallest delay time in respect to f_{SW} 11111111 _B , largest delay time in respect to f_{SW} 10000000 _B , (default) delay time in respect to f_{SW}

Table 12-3 Register description (cont'd)

Register name	Field	Bits	Type	Purpose
CURRMON	LEDCURR	1:0	r	Current Monitor Register Status of the LED Current bits: 00 _B , (default) LED current between Target and +25% 01 _B , LED current above +25% of Target 10 _B , LED current between Target and -25% 11 _B , LED current below -25% of Target
	INCURR	3:2	r	Status of the Input Current bits: 00 _B , (default) Input current between 75% and 90% of Limit 01 _B , Input current between 90% and the Limit 10 _B , Input current between 60% and 75% of Limit 11 _B , Input current below 60% of Limit
	EOMON	4	r	End of LED/Input Current Monitoring bit: 0 _B , (default) Current monitoring routine not completed, not successfully performed or never run. 1 _B , Current Monitor routine successfully performed (is reset to 0 _B when SOMON is set to 1 _B)
	SOMON	5	r/w	Start of LED/Input Current Monitoring bit: 0 _B , (default) Current monitor routine not started 1 _B , Start of the current monitor routine
REGUSETMON	REGUMODFB	3:2	r	Regulation Setup And Monitor Register Feedback of Regulation Mode bits: 01 _B , (default) Buck 10 _B , Boost 11 _B , Buck-Boost

13 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 36 Application Drawing - TLD5541-1QV as current regulator

Table 13 BOM - TLD5541-1QV as current regulator ($I_{OUT} = 1\text{ A}$, $f_{SW} = 300\text{ kHz}$)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D_1, D_2	Schottky Diode	TBD	TBD	Diode	2
C_{IN1}	1 μF , 100 V	EPCOS	X7R	Capacitor	1
C_{IN2}	4.7 μF , 100 V	EPCOS	X7R	Capacitor	5
C_{filter}	470 nF, 100 V	EPCOS	X7R	Capacitor	1
C_{COMP}	22 nF, 16 V	EPCOS	X7R	Capacitor	1
C_{SOFT_START}	22 nF, 16 V	EPCOS	X7R	Capacitor	1
C_{OUT1}	4.7 μF , 100 V	EPCOS	X7R	Capacitor	5
C_{OUT2}, C_{OUT3}	100 nF, 100 V	EPCOS	X7R	Capacitor	2
C_{IVCC}	10 μF , 16 V	EPCOS	X7R	Capacitor	1
C_{BST1}, C_{BST2}	100 nF, 16 V	EPCOS	X7R	Capacitor	2
IC_1	--	Infineon	TLD5541-1QV	IC	1
L_{OUT}	10 μH	Coilcraft	XAL1010-103MEC	Inductor	1
R_{filter}	50 Ω , 1%	Panasonic	TBD	Resistor	1
R_{FB}	0.150 Ω , 1%	Panasonic	TBD	Resistor	1
R_{IN}	0.003 Ω , 1%	Panasonic	TBD	Resistor	1

Table 13 BOM - TLD5541-1QV as current regulator ($I_{OUT} = 1\text{ A}$, $f_{SW} = 300\text{ kHz}$)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
R_1 ; R_2 ; R_3 ; R_{PD} ; R_{EN} ; R_{PWMi} ; R_{Sense1} ; R_{Sense2} ; R_{SYNC} ; R_{SCLK} ; R_{Si} ; R_{SO} ; R_{CSN}	xx k Ω , 1%	Panasonic	TBD	Resistor	13
R_{VFBL} ; R_{VFBH}	1.5 k Ω , 56 k Ω , 1%	Panasonic	TBD	Resistor	2
R_{COMP}	0 Ω , 1%	Panasonic	TBD	Resistor	1
R_{FREQ}	37.4 k Ω , 1%	Panasonic	TBD	Resistor	1
R_{SWCS}	0.005 Ω , 1%	Panasonic	ERJB1CFR05U	Resistor	1
M_1 , M_2 , M_3 , M_4	Dual MOSFET : 100 V/35 m Ω N-ch	Infineon	IPG20N10S4L-35	Transistor	2




Figure 37 Application Drawing - TLD5541-1QV as voltage regulator

Table 14 BOM - TLD5541-1QV as voltage regulator

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D_1 , D_2	Schottky Diode	TBD	TBD	Diode	2
C_{IN1}	1 μF , 100 V	EPCOS	X7R	Capacitor	1
C_{IN2}	4.7 μF , 100 V	EPCOS	X7R	Capacitor	5
C_{filter}	470 nF, 100 V	EPCOS	X7R	Capacitor	1
C_{COMP}	22 nF, 16 V	EPCOS	X7R	Capacitor	1
C_{SOFT_START}	22 nF, 16 V	EPCOS	X7R	Capacitor	1
C_{OUT1}	4.7 μF , 100 V	EPCOS	X7R	Capacitor	5

Table 14 BOM - TLD5541-1QV as voltage regulator

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
C_{OUT2}, C_{OUT3}	100 nF, 100 V	EPCOS	X7R	Capacitor	2
C_{IVCC}	10 μ F, 16 V	EPCOS	X7R	Capacitor	1
C_{BST1}, C_{BST2}	100 nF, 16 V	EPCOS	X7R	Capacitor	2
IC_1	--	Infineon	TLD5541-1QV	IC	1
L_{OUT}	10 μ H	Coilcraft	XAL1010-103MEC	Inductor	1
R_{filter}	50 Ω , 1%	Panasonic	TBD	Resistor	1
$R_{FB1}, R_{FB2}, R_{FB3}$	xx Ω , 1%	Panasonic	TBD	Resistor	3
R_{IN}	0.003 Ω , 1%	Panasonic	TBD	Resistor	1
$R_1; R_2; R_3; R_{PD}; R_{EN};$ $R_{PWM1}; R_{Sense1}; R_{Sense2};$ $R_{SYNC}; R_{SCLK}; R_{SI}; R_{SO};$ R_{CSN}	xx k Ω , 1%	Panasonic	TBD	Resistor	13
R_{VFBL}, R_{VFBH}	1.5 k Ω , 56 k Ω , 1%	Panasonic	TBD	Resistor	2
R_{COMP}	0 Ω , 1%	Panasonic	TBD	Resistor	1
R_{FREQ}	37.4 k Ω , 1%	Panasonic	TBD	Resistor	1
R_{SWCS}	0.005 Ω , 1%	Panasonic	ERJB1CFR05U	Resistor	1
M_1, M_2, M_3, M_4	Dual MOSFET : 100 V/35 m Ω N-ch	Infineon	IPG20N10S4L-35	Transistor	2

13.1 Further Application Information

Typical Performance Characteristics of Device




Figure 38 Characterization Diagrams 2




Figure 39 Characterization Diagrams 3




Figure 40 Characterization Diagrams 3

- For further information you may contact <http://www.infineon.com/>

14 Package Outlines




Figure 41 PG-VQFN-48-31 (with LTI)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

15 Revision History

Revision	Date	Changes
Rev. 1.0	2016-05-20	Released Datasheet

Edition 2016-05-20

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2016 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.